Redundant columns for byte wide memories

Details Redundant columns for byte wide memories Redundant columns for byte wide memories

1982-09-20

1984-11-27

Moffitt, James W.

Static information storage and retrieval

Read/write circuit

Bad bit

365 63, G11C 800

Patent

active

044854595

ABSTRACT:
Apparatus is provided for substituting a spare column of memory cells in a byte wide memory for a defective column of cells in such memory. The apparatus includes a spare column of memory cells, an electrically conductive line 13, a spare decoder 16 for switchably connecting the line 13 to the spare column, a first fuse FSD.sub.1 between the spare column and the line 13, a series of second fuses FS controlling a series of switches T.sub.1, T.sub.2 . . . between the line 13 and corresponding sense amplifiers 11, and a series of third fuses FD, each connected between a corresponding column and the sense amplifier associated with that column. The spare column of memory cells is connected to the appropriate sense amplifier by blowing the appropriate fuse FS and supplying the necessary address information to spare decoder 16. The defective column of memory cells may be disconnected by blowing the appropriate fuse FD.

REFERENCES:
patent: 4228528 (1980-10-01), Cenker et al.

Affiliated with

Also associated with

Rating

Redundant columns for byte wide memories does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Redundant columns for byte wide memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Redundant columns for byte wide memories will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2137638