Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate
2006-10-13
2009-11-24
Whitmore, Stacy A (Department: 2825)
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
C716S030000, C716S030000
Reexamination Certificate
active
07622947
ABSTRACT:
A method and apparatus for utilizing redundant circuitry on integrated circuits (ICs) that may increase manufacturing yields, while maintaining a predetermined set of interfaces for connection with external circuitry without drastically increasing die area and circuit complexity are provided. In this manner, even though an IC may have defects which would otherwise render it inoperable, embodiments of the present invention allow the defects to be circumscribed or avoided while still maintaining a predetermined set of interfaces, thus providing for an operational circuit. Various embodiments further provide a method for sorting or separating devices based on their level of functionality or performance, which in turn depends on their number of defects and the desired number of interfaces.
REFERENCES:
patent: 4920497 (1990-04-01), Upadhyaya et al.
patent: 5256918 (1993-10-01), Suzuki
patent: 5861761 (1999-01-01), Kean
patent: 5925920 (1999-07-01), MacArthur et al.
patent: 6034536 (2000-03-01), McClintock et al.
patent: 6091258 (2000-07-01), McClintock et al.
patent: 6166559 (2000-12-01), McClintock et al.
patent: 6167558 (2000-12-01), Trimberger
patent: 6237131 (2001-05-01), MacArthur et al.
patent: 6265895 (2001-07-01), Schleicher et al.
patent: 6314551 (2001-11-01), Borland
patent: 6433579 (2002-08-01), Wang et al.
patent: 6531891 (2003-03-01), Sun et al.
patent: 6567969 (2003-05-01), Agrawal et al.
patent: 6731133 (2004-05-01), Feng et al.
patent: 6747479 (2004-06-01), Coppola et al.
patent: 6774669 (2004-08-01), Liu et al.
patent: 6809549 (2004-10-01), Baxter
patent: 6826741 (2004-11-01), Johnson et al.
patent: 6828824 (2004-12-01), Betz et al.
patent: 6861865 (2005-03-01), Carlson
patent: 6870396 (2005-03-01), Lien et al.
patent: 6933747 (2005-08-01), Bauer et al.
patent: 7005888 (2006-02-01), Baxter
patent: 7125140 (2006-10-01), Koch et al.
patent: 7129744 (2006-10-01), Madurawe
patent: 7137095 (2006-11-01), Liu et al.
patent: 7149996 (2006-12-01), Lysaght et al.
patent: 7157936 (2007-01-01), Chauhan et al.
patent: 7157938 (2007-01-01), Feng et al.
patent: 7205785 (2007-04-01), Carlson
patent: 7265573 (2007-09-01), Wright
patent: 7342416 (2008-03-01), Feng et al.
patent: 7386826 (2008-06-01), Keller et al.
patent: 7409669 (2008-08-01), Dastidar et al.
patent: 7426665 (2008-09-01), Lien et al.
patent: 7432734 (2008-10-01), Lewis et al.
patent: 2001/0009029 (2001-07-01), Farnworth et al.
patent: 2003/0080777 (2003-05-01), Baxter
patent: 2003/0198180 (2003-10-01), Cambron
patent: 2003/0218479 (2003-11-01), Feng et al.
patent: 2004/0017222 (2004-01-01), Betz et al.
patent: 2006/0114023 (2006-06-01), Ting et al.
patent: 2006/0114024 (2006-06-01), Feng et al.
patent: 2006/0152248 (2006-07-01), Madurawe
patent: 2006/0186920 (2006-08-01), Feng et al.
patent: 2006/0202714 (2006-09-01), Hoang et al.
patent: 2007/0052444 (2007-03-01), Madurawe
patent: 2007/0252617 (2007-11-01), Lewis et al.
patent: 2008/0238477 (2008-10-01), Feng et al.
NVIDIA Corporation
Patterson & Sheridan LLP
Whitmore Stacy A
LandOfFree
Redundant circuit presents connections on specified I/O ports does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Redundant circuit presents connections on specified I/O ports, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Redundant circuit presents connections on specified I/O ports will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4103824