Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2011-04-26
2011-04-26
Zaman, Faisal M (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S100000, C710S110000
Reexamination Certificate
active
07934045
ABSTRACT:
An apparatus, system, and method are disclosed for reliably controlling an I/O enclosure. A bus module receives two or more Peripheral Component Interconnect Express (“PCIe”) sideband signals via one or more PCIe cables. The one or more PCIe cables are connected between one or more hosts and an I/O enclosure. A decode module determines an asserted value of each of the two or more PCIe sideband signals and combines the PCIe sideband signal asserted values to form a bus value. Each PCIe sideband signal represents a bit in the bus value, and the bus value specifies a command for controlling the I/O enclosure. An execution module executes the specified command to perform control actions on the I/O enclosure.
REFERENCES:
patent: 5630075 (1997-05-01), Joshi et al.
patent: 5881250 (1999-03-01), Young
patent: 5964845 (1999-10-01), Braun et al.
patent: 6029226 (2000-02-01), Ellis et al.
patent: 6185631 (2001-02-01), Casper et al.
patent: 6253094 (2001-06-01), Schmutz
patent: 6385666 (2002-05-01), Thornton et al.
patent: 6892298 (2005-05-01), West
patent: 7194540 (2007-03-01), Aggarwal et al.
patent: 7315456 (2008-01-01), Mondor et al.
patent: 7370224 (2008-05-01), Jaswa et al.
patent: 7403715 (2008-07-01), Bjorndahl et al.
patent: 7685335 (2010-03-01), Arndt et al.
patent: 2002/0010802 (2002-01-01), Kang et al.
patent: 2003/0056059 (2003-03-01), Fox et al.
patent: 2006/0038707 (2006-02-01), Walker et al.
patent: 2006/0112293 (2006-05-01), Przybysz et al.
patent: 2006/0209863 (2006-09-01), Arndt et al.
patent: 2007/0028293 (2007-02-01), Boerries et al.
patent: 2007/0204075 (2007-08-01), Rajan et al.
patent: 2007/0239925 (2007-10-01), Koishi
patent: 2007/0260789 (2007-11-01), Ho et al.
patent: 2008/0126641 (2008-05-01), Irish et al.
patent: 2009/0006712 (2009-01-01), Ehsan et al.
patent: 2009/0006780 (2009-01-01), Sato et al.
patent: 2009/0279889 (2009-11-01), Kirkpatrick et al.
patent: 2010/0028016 (2010-02-01), Von Lerber
patent: 2010/0180067 (2010-07-01), Garcia et al.
patent: 2010/0262863 (2010-10-01), Hess
patent: 447228 (1991-09-01), None
patent: 1818840 (2007-08-01), None
patent: 63240628 (1988-10-01), None
patent: 64002142 (1989-01-01), None
patent: 2009009264 (2009-01-01), None
patent: 2009267449 (2009-11-01), None
patent: WO 2005071422 (2005-08-01), None
IBM Technical Disclosure Bulletin, “NA8908125: Improved Print Throughput Via Multiple Index Command Task Scheduling”, Aug. 1, 1989, IBM, vol. 32, Iss. 3A, pp. 125-127.
Wiberg et al., “Combining of power control commands during soft handover in WCDMA,” Sep. 7-10, 2003, IEEE, 14thIEEE Proceddings of Personal, Indoor and Mobile Radio Communications, vol. 2, pp. 1757-1760.
Hughes et al., “BladeCenter processor blades, I/O expansion adapters, and units,” Nov. 2005, IBM, IBM Journal of Research and Development , vol. 49, No. 6, pp. 837-859.
Gregg, T. A., “S/390 CMOS server I/O: The continuing evolution,” Jul. 2007, IBM, IBM Journal of Research and Development, vol. 41, No. .4.5, pp. 449-462.
Blinick Stephen L.
Elliott John C.
Garcia Enrique Q.
International Business Machines - Corporation
Kunzler Needham Massey & Thorpe
Zaman Faisal M
LandOfFree
Redundant and fault tolerant control of an I/O enclosure by... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Redundant and fault tolerant control of an I/O enclosure by..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Redundant and fault tolerant control of an I/O enclosure by... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2658608