Redundancy circuits hardened against single event upsets

Details Redundancy circuits hardened against single event upsets Redundancy circuits hardened against single event upsets

2007-06-26

2007-06-26

Cho, James H. (Department: 2819)

Electronic digital logic circuitry

Reliability

Redundant

C326S014000

Reexamination Certificate

active

11219369

ABSTRACT:
A decision block is incorporated into a circuit design to provide hardening against single event upset and to store data. The decision block includes a storage element that stores data as long as inputs to the decision block remain constant. The decision block receives a first data input and second data input from redundant logic blocks or from logic blocks designed to provide complementary outputs. The decision block provides an output that is at a same logic level as the first data input if the two data inputs are at expected logic levels during normal operating conditions (i.e., no disturbances). The decision block provides an output that is at a same logic level as a previous output of the decision block if the two data inputs are not at expected logic levels during normal operating conditions.

REFERENCES:
patent: 4189785 (1980-02-01), Rapp
patent: 4782467 (1988-11-01), Belt et al.
patent: 4805148 (1989-02-01), Diehl-Nagle et al.
patent: 5175605 (1992-12-01), Pavlu et al.
patent: 5220192 (1993-06-01), Owens et al.
patent: 5311070 (1994-05-01), Dooley
patent: 5406513 (1995-04-01), Canaris et al.
patent: 5631863 (1997-05-01), Fechner et al.
patent: 5644266 (1997-07-01), Chen et al.
patent: 6058041 (2000-05-01), Golke et al.
patent: 6094068 (2000-07-01), Nomura et al.
patent: 6127864 (2000-10-01), Mavis et al.
patent: 6278287 (2001-08-01), Baze
patent: 6326809 (2001-12-01), Gambles et al.
patent: 6327176 (2001-12-01), Li et al.
patent: 6356101 (2002-03-01), Erstad
patent: 6433983 (2002-08-01), Fechner
patent: 6504410 (2003-01-01), Waldie et al.
patent: 6753694 (2004-06-01), Eaton
patent: 6794908 (2004-09-01), Erstad
patent: 7023235 (2006-04-01), Hoff
patent: 7161404 (2007-01-01), Hazucha et al.
patent: 2002/0017924 (2002-02-01), Knowles
patent: 2002/0175713 (2002-11-01), Knowles

Affiliated with

Also associated with

Rating

Redundancy circuits hardened against single event upsets does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Redundancy circuits hardened against single event upsets, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Redundancy circuits hardened against single event upsets will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3841936