Static information storage and retrieval – Read/write circuit – Bad bit
Reexamination Certificate
2006-08-30
2008-08-12
Nguyen, Tuan T. (Department: 2824)
Static information storage and retrieval
Read/write circuit
Bad bit
C365S201000, C365S189070
Reexamination Certificate
active
07411845
ABSTRACT:
When a redundancy circuit is fully used and a further defect is present, an irreparable-state signal is produced. When the irreparable-state signal is produced, a defect is judged. When the irreparable-state signal is not produced, upon testing for quality judgment, extraction of a defective memory cell, programming an address of the defective memory cell into a fuse, and confirmation about whether or not the address is properly programmed are carried out. Quality judgment is possible only by confirming address information of the written address as confirmation after programming into the electric fuse.
REFERENCES:
patent: 6967878 (2005-11-01), Dono
patent: 7075835 (2006-07-01), Fujima
patent: 7116590 (2006-10-01), Blodgett
patent: 7123527 (2006-10-01), Kuzuno et al.
patent: 7307910 (2007-12-01), Nam et al.
patent: 6084393 (1994-03-01), None
patent: 2001307497 (2001-11-01), None
patent: 200338192 (2003-11-01), None
Elpida Memory Inc.
Nguyen Tuan T.
Young & Thompson
LandOfFree
Redundancy circuit and semiconductor apparatus having the... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Redundancy circuit and semiconductor apparatus having the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Redundancy circuit and semiconductor apparatus having the... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4013232