Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2006-06-13
2006-06-13
Pham, Thanhha (Department: 2813)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S624000, C438S626000, C438S627000, C438S637000
Reexamination Certificate
active
07060619
ABSTRACT:
Interconnect layers on a semiconductor body containing logic circuits (microprocessors, Asics or others) or random access memory cells (DRAMS) are formed in a manner to significantly reduce the number of shorts between adjacent conductor/vias with narrow separations in technologies having feature sizes of 0.18 microns or smaller. This is accomplished by etching to form recessed copper top surfaces on each layer after a chemical-mechanical polishing process has been completed. The thickness of an applied barrier layer, on the recessed copper surfaces, is controlled to become essentially co-planar with the surrounding insulator surfaces. A thicker barrier layer eliminates the need for a capping layer. The elimination of a capping layer results in a reduction in the overall capacitive coupling, stress, and cost.
REFERENCES:
patent: 6242808 (2001-06-01), Shimizu et al.
patent: 6342733 (2002-01-01), Hu et al.
patent: 6376353 (2002-04-01), Zhou et al.
patent: 6475909 (2002-11-01), Uozumi
patent: 6573604 (2003-06-01), Kajita
patent: 6670274 (2003-12-01), Liu et al.
patent: 6777323 (2004-08-01), Kakamu
patent: 6893959 (2005-05-01), Barth
patent: 2001/0013617 (2001-08-01), Toyoda et al.
patent: 2002/0074664 (2002-06-01), Nogami et al.
patent: 2004/0224497 (2004-11-01), Barth
Segawa et al. [“Manufacturing ready selectivity of CoWP Capping on Damascene Copper Interconnects” Advanced Process R&D Laboratories, Semiconductor Network Company Conference Proceedings ULSI XVIII 2002, Material Research Society, pp. 567-572].
Cowley Andy
Hoinkis Mark
Kaltalioglu Erdem
Stetter Michael
Infineon - Technologies AG
Pham Thanhha
Slater & Matsil L.L.P.
LandOfFree
Reduction of the shear stress in copper via's in organic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reduction of the shear stress in copper via's in organic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduction of the shear stress in copper via's in organic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3620832