Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
1999-04-15
2001-03-06
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S482000, C438S386000, C427S309000, C427S578000, C427S600000
Reexamination Certificate
active
06197669
ABSTRACT:
BACKGROUND OF THE INVENTION
(1) Field of the Invention
This invention relates to the field of semiconductor manufacturing, and more specifically to an improved method for depositing amorphous silicon thin film on a semiconductor substrate.
(2) Description of the Prior Art
Thin films of amorphous and polycrystalline silicon are widely used in semiconductor manufacturing. For example, amorphous silicon can be used for the formation at the gate of CMOS structures for application in the dual gate process since the amorphous silicon can effectively reduce the Boron (B) penetration from the gate to the device region. Doped polycrystalline silicon can be used to form interconnects, gate electrodes, emitter structures and resistors. These silicon thin films are typically formed by LPCVD (low pressure chemical vapor deposition) by decomposition of a silicon gas such as silane (SiH
4
) or disilane (Si
2
H
6
). Doping can also be accomplished in the gas phase by introducing a dopant gas such as diborane (B
2
H
6
), arsine (AsH
3
) or phosphine (PH
3
). The deposition temperature during LPCV is typically from 500 degrees C. to 675 degrees C. and the pressure is typically from 200 mTorr to 2 Torr. The crystalline structure of the ‘as deposited’ film is largely a function of the deposition temperature. At temperatures below about 550 degrees C. the ‘as deposited’ films have an amorphous structure. At temperatures between about 550 degrees C. and 580 degrees C. there is a transition between amorphous silicon and polycrystalline silicon. Hemispherical grain (HSG) polysilicon is typically grown in this transitional range. At temperatures above about 580 degrees C. the ‘as deposited’ films have a polycrystalline structure.
In addition to LPCVD, there are other methods for depositing thin films of amorphous and polycrystalline silicon. One such method is plasma-enhanced chemical vapor deposition (PECVD) and rf induced glow discharge is used to transfer energy into the reactant gases. Advantages of PECVD include lower substrate temperatures and higher deposition rates. A representative temperature range for PECVD of silicon thin films is about 350 degrees C. to 450 degrees C. Another method of depositing amorphous and polycrystalline silicon thin films is RTCVD (rapid thermal chemical vapor deposition). With RTCVD the structure is typically rapidly heated by lamps and the reactant gases are introduced.
One problem that occurs during deposition of in-situ doped amorphous or polycrystalline silicon thin film is the degradation of the underlying substrate film by reaction of the dopant species with contaminants on the substrate. Specifically, an underlying substrate can be attacked by acidic gasses formed by the dopant species during the deposition process. For example, with a phosphine (PH
3
) dopant, phosphoric acid (H
3
PO
4
) can be generated by the reactor of phosphine (PH
3
) with oxygen (O
2
) or water (HO
2
) present in the substrate or in the reaction chamber. Phosphoric acid is highly corrosive and can attack an underlying film such as silicon nitride (Si
3
N
4
).
These problems are compounded by the increased use of HSG or rugged polysilicon. This type of polysilicon increases the surface area and the ‘trapping’ area on the substrate for contaminants. In addition, during CVD of silicon, the deposition process does not occur immediately upon introduction of the reactant gasses. This gives the reactant gasses time to combine with corrosive by-products, which can attack the unprotected substrate.
In view of the foregoing, it is the objective of the present invention to provide an improved method for depositing doped amorphous and polycrystalline silicon thin films without degradation of the underlying substrate film.
In the conventional process of depositing amorphous silicon film, a pressure of 11 pa is used while the temperature is set at 550 degrees C. The present invention provides for adjusting these two processing parameters in order to obtain optimum processing results in depositing amorphous silicon.
U.S. Pat. No. 5,677,211 (Kaneko), U.S. Pat. No. 5,504,019 (Miyasakaet al.), U.S. Pat. No. 5,652,156 (Liao et al.), U.S. Pat. No. 5,767,004 (Balasubramanian et al.) and U.S. Pat. No. 5,789,030 (Rolfson) shows amorphous silicon deposition techniques.
SUMMARY OF THE INVENTION
According to the present invention, the invention teaches a low temperature, high pressure LPCVD amorphous silicon film deposition process to reduce surface defects. This reduction in surface defects is accomplished by implementing a novel method for the deposition of amorphous silicon using the LPCVD process. The conventional processing conditions for forming amorphous silicon film leads to irregularities or pits in the surface of the amorphous silicon film. This presents serious problems because these surface pits can cause oxide deposition to take place on the surface of the film, which leads to device failure. By lowering the deposition temperature and increasing the deposition pressure, these parameters of temperature and pressure can be manipulated such that the pitting of the surface of the amorphous silicon film is eliminated.
Conventional methods use a pressure of 11 pa. (particulate air) and a temperature of 550 degrees C. for the deposition of amorphous silicon. It has been found that increasing the pressure from 11 pa causes a decrease in the formation of the surface pitting. It has also been found that decreasing the temperature from 550 degrees C. causes a decrease of the formation of the surface pitting.
By combining these two observations an optimum condition of operating temperature and pressure can be established such that the surface pitting is reduced to a minimum. From the indicated observations it is clear that, in order to reach this optimum operating condition, the operating temperature must be lower than the conventional 550 degrees C. while the operating pressure must be higher than the conventional 11 pa.
REFERENCES:
patent: 5470619 (1995-11-01), Ahn et al.
patent: 5504019 (1996-04-01), Miyasaka et al.
patent: 5569502 (1996-10-01), Koinuma et al.
patent: 5652156 (1997-07-01), Liao et al.
patent: 5677211 (1997-10-01), Kaneko
patent: 5767004 (1998-06-01), Balasubramanian et al.
patent: 5789030 (1998-08-01), Rolfson
patent: 5858852 (1999-01-01), Aiso et al.
patent: 5913125 (1999-06-01), Brouillette et al.
Jang Syun-Ming
Twu Jih-Churng
Yu Chen-Hua
Ackerman Stephen B.
Niebling John F.
Saile George O.
Simkovic Viktor
Taiwan Semicondcutor Manufacturing Company
LandOfFree
Reduction of surface defects on amorphous silicon grown by a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reduction of surface defects on amorphous silicon grown by a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduction of surface defects on amorphous silicon grown by a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2527385