Reduction of fragmentation in nonvolatile memory using...

Electrical computers and digital processing systems: memory – Address formation – Address mapping

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S103000, C711S206000

Reexamination Certificate

active

07877569

ABSTRACT:
A nonvolatile storage device can read and write data by receiving a logical address from a host. The nonvolatile storage device includes: a nonvolatile memory writing and reading data based on a physical address; a logical/physical conversion table storing information on correspondence between the logical address and the physical address for each of a plurality of data management units; a duplication table storing information on correspondence between the logical address and the physical address of data arranged over a plurality of areas in a duplicate (redundant) manner in the nonvolatile memory and having a size smaller than a size of a data management unit; and a controller controlling an operation of the nonvolatile storage device. The controller permits duplicate (redundant) writing of data having a same logical address as the data (which has been written in one data management unit in another data management unit), and the controller performs a plurality of write modes for the duplicate (redundant) writing, and selectively switches between the write modes according to situation of a logical address change designated by the host.

REFERENCES:
patent: 5745418 (1998-04-01), Ma et al.
patent: 6282605 (2001-08-01), Moore
patent: 6377500 (2002-04-01), Fujimoto et al.
patent: 6581132 (2003-06-01), Kakinuma et al.
patent: 2002/0184436 (2002-12-01), Kim et al.
patent: 2004/0103241 (2004-05-01), Chang et al.
patent: 2005/0144357 (2005-06-01), Sinclair
patent: 2005/0144363 (2005-06-01), Sinclair
patent: 2006/0156078 (2006-07-01), Baumhof et al.
patent: 1 416 386 (2004-05-01), None
patent: 2002-324008 (2002-11-01), None
patent: 2002-366423 (2002-12-01), None
patent: 2004-164633 (2004-06-01), None
patent: 2004-326165 (2004-11-01), None
patent: 2004/001579 (2003-12-01), None
Supplementary European Search Report issued Jul. 30, 2008 in the Application No. EP 05 73 6975.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Reduction of fragmentation in nonvolatile memory using... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reduction of fragmentation in nonvolatile memory using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduction of fragmentation in nonvolatile memory using... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2686104

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.