Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2007-06-22
2009-06-02
Smith, Matthew (Department: 2823)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C438S696000, C438S702000, C257SE21233, C257SE21325
Reexamination Certificate
active
07541291
ABSTRACT:
A feature in a layer is provided. A photoresist layer is formed over the layer. The photoresist layer is patterned to form photoresist features with photoresist sidewalls, where the photoresist features have a first critical dimension. A conformal layer is deposited over the sidewalls of the photoresist features to reduce the critical dimensions of the photoresist features. Features are etched into the layer, wherein the layer features have a second critical dimension, which is less than the first critical dimension.
REFERENCES:
patent: 4151034 (1979-04-01), Yamamoto et al.
patent: 4871630 (1989-10-01), Giammarco et al.
patent: 5273609 (1993-12-01), Moslehi
patent: 5296410 (1994-03-01), Yang
patent: 5393688 (1995-02-01), Motonami et al.
patent: 5501893 (1996-03-01), Laermer et al.
patent: 5895740 (1999-04-01), Chien et al.
patent: 6187685 (2001-02-01), Hopkins et al.
patent: 6261962 (2001-07-01), Bhardwaj et al.
patent: 6368974 (2002-04-01), Tsai et al.
patent: 6656282 (2003-12-01), Kim et al.
patent: 6740977 (2004-05-01), Ahn et al.
patent: 6750150 (2004-06-01), Chung et al.
patent: 6780708 (2004-08-01), Kinoshita et al.
patent: 2003/0082916 (2003-05-01), Chung et al.
patent: 2005/0164479 (2005-07-01), Perng et al.
patent: 2006/0134917 (2006-06-01), Huang et al.
patent: 2007/0042607 (2007-02-01), Sadjadi et al.
International Search Report dated Mar. 20, 2006 from Corresponding International Application No. PCT/US04/24853.
Eric Eisenbraun et al., “Atomic Layer Deposition (ALD) of Tantalum-based Materials for Zero Thickness Copper Barrier Applications”, Proceedings of IEEE (2001), pp. 207-209.
U.S. Office Action mailed Dec. 11, 2006, from U.S. Appl. No. 11/208,098.
U.S. Office Action mailed Jan. 5, 2007, from U.S. Appl. No. 11/016,455.
U.S. Office Action mailed Sep. 7, 2005, from U.S. Appl. No. 10/648,953.
U.S. Office Action mailed Feb. 23, 2006, from U.S. Appl. No. 10/648,953.
U.S. Office Action mailed Jul. 25, 2006, from U.S. Appl. No. 10/648,953.
U.S. Office Action mailed Jan. 17, 2007, from U.S. Appl. No. 10/648,953.
U.S. Office Action mailed Jun. 28, 2004, from U.S. Appl. No. 10/648,953.
U.S. Office Action mailed Oct. 5, 2004, from U.S. Appl. No. 10/648,953.
U.S. Office Action mailed Mar. 21, 2005, from U.S. Appl. No. 10/648,953.
Australian Search Report dated Sep. 3, 2007 for related Singapore Patent Application No. SG 200601169-6.
Australian Written Opinion dated Sep. 3, 2007 for related Singapore Patent Application No. SG 200601169-6.
Chen Wan-Lin
Hudson Eric A.
Kang Sean S.
Lee Sang-heon
Reza Sadjadi S. M.
Beyer Law Group LLP
Lam Research Corporation
Maldonado Julio J
Smith Matthew
LandOfFree
Reduction of feature critical dimensions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reduction of feature critical dimensions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduction of feature critical dimensions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4106987