Reducing verification time for integrated circuit design...

Details Reducing verification time for integrated circuit design... Reducing verification time for integrated circuit design...

2005-04-26

2005-04-26

Do, Thuan (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

06886145

ABSTRACT:
A testbench for an integrated circuit (IC) design including a chain of scan circuits having a memory characteristic is verified by: (a) dividing the chain of scan circuits and creating a plurality of partitions, each partition including at least one logic cone output, each scan circuit belonging to one of the partition as a logic cone output; (b) generating a partitioned netlist for each partition from a full netlist for the IC design, the partitioned netlist including at least one logic cone, the logic cone extending from the logic cone output to at least one logic cone input; (c) generating a partitioned testbench for each partition from the full testbench based on the partitioned netlists; and (d) performing verification for the testbench by simulating the partitioned testbenches on the corresponding partitioned netlists.

REFERENCES:
patent: 5452239 (1995-09-01), Dai et al.
patent: 5787006 (1998-07-01), Chevallier et al.
patent: 5864487 (1999-01-01), Merryman et al.
patent: 5917729 (1999-06-01), Naganuma et al.
patent: 6367042 (2002-04-01), Phan et al.
patent: 6457162 (2002-09-01), Stanion
patent: 6611947 (2003-08-01), Higgins et al.

Affiliated with

Also associated with

Rating

Reducing verification time for integrated circuit design... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reducing verification time for integrated circuit design..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reducing verification time for integrated circuit design... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3401233