Reducing the pin count within a switching element through the us

Details Reducing the pin count within a switching element through the us Reducing the pin count within a switching element through the us

1996-09-13

2000-08-22

Sheikh, Ayaz R.

Electrical computers and digital data processing systems: input/

Input/output data processing

Peripheral adapting

710131, 370537, G06F 1300, H04J 302

Patent

active

061087262

ABSTRACT:
The present invention comprises a system and method for reducing the pin count between a plurality of MAC and PHY devices within a switching element. In this embodiment, the switching element includes a plurality of general serial interfaces for providing connections between respective MAC and PHY devices and each of the plurality of general serial interfaces operates at a first data rate. The system and method comprises a multiplexer coupled to the plurality of general serial interfaces and a pad member including a plurality of pins. The pad member is coupled to the multiplexer and receives multiplexed signals from the plurality of general serial interfaces. The multiplexer operates at a second data rate that is a multiple of the first data rate. Generally, a system and method in accordance with the present invention allows for the multiplexing of a general purpose serial interface (GPSI) to reduce the pin count in some cases by as much as 75% and also synchronize the MAC/PHY interface. In this example, the multiplexer interface uses a total of 7 pins and supports a total of four MAC/PHY connections. If only GPSIs were utilized, 28 pins would be required for this function. The same multiplexing technique will also reduce the MAC/PHY interface in four 100 Mbps connections from 56 pins for a four port system to 18 pins. In each example the multiplexer interface will operate at four times the speed of the general serial interface.

REFERENCES:
patent: H967 (1991-09-01), Mariotti
patent: 3660606 (1972-05-01), De Witt
patent: 3665405 (1972-05-01), Sanders et al.
patent: 3781818 (1973-12-01), Pardoe et al.
patent: 3914553 (1975-10-01), Melindo et al.
patent: 4143246 (1979-03-01), Smith
patent: 4485470 (1984-11-01), Reali
patent: 4805165 (1989-02-01), Kawamura et al.
patent: 4951280 (1990-08-01), McCool et al.
patent: 5442628 (1995-08-01), Anderson et al.
patent: 5548280 (1996-08-01), Pearce
patent: 5550802 (1996-08-01), Worsley et al.
patent: 5553095 (1996-09-01), Engdahl et al.
patent: 5619652 (1997-04-01), Travaglio et al.
patent: 5754540 (1998-05-01), Liu et al.
patent: 5754764 (1998-05-01), Davis et al.
Journal of Telecommunication Networks, No. 2, 1984, pp. 89-101, XP0002041223, A.S. Acampora et al., "A Centralized Bus Architecture for Local Area Networks".

Affiliated with

Also associated with

Rating

Reducing the pin count within a switching element through the us does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reducing the pin count within a switching element through the us, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reducing the pin count within a switching element through the us will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-594350