Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2002-12-23
2004-12-28
Le, Don (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S086000
Reexamination Certificate
active
06836150
ABSTRACT:
FIELD OF THE INVENTION
The present invention is directed to electronic drivers and driver circuits, and specifically to driver circuits with a reduced swing output.
BACKGROUND OF THE INVENTION
For digital signal transmission, the lines of a typical PC board bus are long, thin conductors which extend relatively substantial lengths across the face of an insulating substrate, the substrate spacing each conductor from a ground plane and from other signal wires. As a result of this configuration, each line presents a significant capacitance which must be charged or discharged by a bus driver or similar circuit during data transmission. The result is substantial power consumption, particularly when a CMOS or TTL bus is driven between positive and negative power supply rails.
The power consumption resulting from parasitic bus line capacitance is affected negatively by data transmission rate across the bus line, as well as by line capacitance, the voltage swing on the driven line, and the driver supply voltage. The power loss may be expressed as P=f*(C)*(V
s
*V
1
), or f*C*V
2
, where P is the power loss through each conductor dissipated by the line driver, V is the voltage applied (where V
s
is the driver supply voltage and V
1
is the voltage swing), C is the capacitance of the driven line, conductor, and f is the frequency at which the line conductor is charged/discharged. If a driver output voltage swing exists from rail to rail, then V
s
=V
1
=V, and P=f*C*V
2
. It should also be noted that some additional small power consumption results from the resistance of each bus line. The reduction of voltage swing on a driven line is especially useful inside integrated circuits, and also applies to bipolar integrated circuits (bipolar transistors also require a small voltage to turn such the transistor ON).
One technique for reducing power consumption involves reducing the capacitance of the bus lines themselves. This option, however, requires that the fabrication process for chips and for circuit boards be modified. A change in process to reduce line capacitance is expensive and may adversely effect the fabrication of other circuitry on chips and boards. Another option is to reduce the frequency at which data is transferred across the bus. Assuming that the width of the bus is not increased, this option simply trades off system performance for power reduction, an option which usually is not viable in the design and implementation of high performance circuits.
If a line is driven by voltages, swinging between the potential of ground and the potential of the power supply, the most efficient method for the reduction of power dissipation has been to lower the supply voltage, since during a rail to rail swing the power dissipation is directly related to the square of the supply voltage. Another option has been to reduce the voltage swing of the signal driving a line, provided that a line receiver, at the remote end of the line can tolerate a reduced voltage swing at its input.
Power reduction also can be achieved by reducing the voltage swings experienced throughout the structure. By limiting voltage swings, it is possible to reduce the amount of power dissipated as the voltage at a node or on a line decays during a particular event or operation, as well as to reduce the amount of power required to return the various decayed voltages to the desired state after the particular event or operation, or prior to the next access.
As mentioned previously, there typically is a trade-off between power and speed, with faster signal rates and circuit response times usually dictating greater power requirements. Faster sense amplifiers can also tend to be physically larger, relative to low speed, low power devices. Furthermore, the analog nature of sense amplifiers can result in their consuming an appreciable fraction of the total power. Although one way to improve the responsiveness of a sense amplifier is to use a more sensitive sense amplifier, any gained benefits are offset by the concomitant circuit complexity which nevertheless suffers from increased noise sensitivity. It is desirable, then, to limit bitline voltage swings and to reduce the power consumed by the sense amplifier.
BRIEF SUMMARY OF THE INVENTION
The present invention is directed at lowering power consumption by providing a tightly controlled line driver with a limited swing output. The line driver under the present invention uses an amplifier configuration wherein the threshold voltage of a transistor in the amplifier circuit is used as a swing limiter to limit the output voltage to a level not exceeding the supply voltage minus the threshold voltage. Under alternate embodiments, a level control circuit allows user to specify the acceptable voltage swing, wherein the output of the level control circuit is transmitted to one or more variable reduced-swing line driver circuits.
REFERENCES:
patent: 5848101 (1998-12-01), Taylor
patent: 6323729 (2001-11-01), Sevenhans et al.
patent: 6414899 (2002-07-01), Afghahi et al.
patent: 6501306 (2002-12-01), Kim et al.
Dickstein , Shapiro, Morin & Oshinsky, LLP
Le Don
Micro)n Technology, Inc.
LandOfFree
Reducing swing line driver does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reducing swing line driver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reducing swing line driver will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3281251