Reducing multiplexer circuitry for operand select logic...

Details Reducing multiplexer circuitry for operand select logic... Reducing multiplexer circuitry for operand select logic...

2004-06-16

2008-10-21

Chan, Eddie P (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Reexamination Certificate

active

07441105

ABSTRACT:
Methods and apparatus are provided for reducing the amount of resources allocated for handling multiplexing in a processor. Characteristics associated with processing blocks are analyzed. Operand restrictions and register groups can be configured to allow the use of more resource efficient multiplexing circuitry in a processor.

REFERENCES:
patent: 4104720 (1978-08-01), Gruner
patent: 6615341 (2003-09-01), Sih et al.
Computer Organization and Design by Hennessy and Patterson.
“Coding for Synthesis” http://toolbox.xilinx.com/docsan/xilinx4/data/docs/sim/coding5.html, Jul. 18, 2005, pp. 1-6.

Affiliated with

Also associated with

Rating

Reducing multiplexer circuitry for operand select logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reducing multiplexer circuitry for operand select logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reducing multiplexer circuitry for operand select logic... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4014514