Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate
2011-08-23
2011-08-23
Li, Aimee J (Department: 2183)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Reducing an impact of a stall or pipeline bubble
C712S214000, C712S215000
Reexamination Certificate
active
08006072
ABSTRACT:
A pipelined computer processor is presented that reduces data hazards such that high processor utilization is attained. The processor restructures a set of instructions to operate concurrently on multiple pieces of data in multiple passes. One subset of instructions operates on one piece of data while different subsets of instructions operate concurrently on different pieces of data. A validity pipeline tracks the priming and draining of the pipeline processor to ensure that only valid data is written to registers or memory. Pass-dependent addressing is provided to correctly address registers and memory for different pieces of data.
REFERENCES:
patent: 4025771 (1977-05-01), Lynch, Jr. et al.
patent: 4075688 (1978-02-01), Lynch, Jr. et al.
patent: 5353418 (1994-10-01), Nikhil et al.
patent: 5450556 (1995-09-01), Slavenburg et al.
patent: 5471626 (1995-11-01), Carnevale et al.
patent: 5499348 (1996-03-01), Araki et al.
patent: 5499349 (1996-03-01), Nikhil et al.
patent: 5548785 (1996-08-01), Fogg et al.
patent: 5557563 (1996-09-01), Larri
patent: 5590294 (1996-12-01), Mirapuri et al.
patent: 5710923 (1998-01-01), Jennings et al.
patent: 5712996 (1998-01-01), Schepers
patent: 5734808 (1998-03-01), Takeda
patent: 5734908 (1998-03-01), Chan et al.
patent: 5740391 (1998-04-01), Hunt
patent: 5805914 (1998-09-01), Wise et al.
patent: 5911057 (1999-06-01), Shiell
patent: 5958041 (1999-09-01), Petolino et al.
patent: 6026478 (2000-02-01), Dowling
patent: 6044450 (2000-03-01), Tsushima et al.
patent: 6226738 (2001-05-01), Dowling
patent: 6230253 (2001-05-01), Roussel et al.
patent: 6279100 (2001-08-01), Tremblay et al.
patent: 6292939 (2001-09-01), Itou et al.
patent: 6324639 (2001-11-01), Heishi et al.
patent: 6360312 (2002-03-01), Kawaguchi
patent: 6393579 (2002-05-01), Piazza
patent: 6604188 (2003-08-01), Coon et al.
patent: 6658559 (2003-12-01), Arora et al.
patent: 6760833 (2004-07-01), Dowling
patent: 6795883 (2004-09-01), Tsai
patent: 6934934 (2005-08-01), Osborne, II et al.
patent: 7007203 (2006-02-01), Gorday et al.
patent: 7200738 (2007-04-01), Crook et al.
patent: 7376820 (2008-05-01), Kimura et al.
patent: 2001/0023479 (2001-09-01), Kimura et al.
patent: 2007/0150706 (2007-06-01), Crook et al.
patent: 569312 (1993-11-01), None
Hans M. Jacobson et al.; “Synchronous Interlocked Pipelines”; Eight International Symposium on Asynchronous Circuits and Systems, 2002, Proceedings, Apr. 8-11, 2202, IEEE, pp. 3-12.
Robert F. Sproull et al. “The Counterflow Pipeline Processor Architecture”; IEEE 1994, pp. 48-59.
Cook Neal Andrew
Peterson James
Wootton Alan T.
Dorsey & Whitney LLP
Li Aimee J
Micro)n Technology, Inc.
LandOfFree
Reducing data hazards in pipelined processors to provide... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reducing data hazards in pipelined processors to provide..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reducing data hazards in pipelined processors to provide... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2738663