Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral configuration
Reexamination Certificate
2011-03-22
2011-03-22
Peyton, Tammara (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral configuration
C710S008000, C710S009000, C710S010000, C710S013000, C710S074000, C710S310000, C711S103000, C711S137000, C709S217000, C709S224000, C345S215000
Reexamination Certificate
active
07912994
ABSTRACT:
Techniques for reducing mount time for a peripheral device connected to an external host device are presented. In some implementations, when a connection is detected, file system data is pre-fetched before a request for such data is sent by the external host device. This allows faster access to the file system data used for initiating read/write communications. In other implementations, in response to a data access command from the external host device, a reply message is delayed from the peripheral device to prevent data access command failures. This delayed response prevents the external host device from pausing before attempting subsequent communication requests.
REFERENCES:
patent: 5602987 (1997-02-01), Harari
patent: 5671229 (1997-09-01), Harari
patent: 5719808 (1998-02-01), Harari
patent: 6149316 (2000-11-01), Harari
patent: 6404707 (2002-06-01), Kaneda et al.
patent: 6405362 (2002-06-01), Shih et al.
patent: 6426893 (2002-07-01), Conley
patent: 6721820 (2004-04-01), Zilberman
patent: 6757842 (2004-06-01), Harari
patent: 6763424 (2004-07-01), Conley
patent: 6799226 (2004-09-01), Robbin et al.
patent: 6914846 (2005-07-01), Harari
patent: 6947332 (2005-09-01), Wallace
patent: 7133938 (2006-11-01), Nagao
patent: 7137011 (2006-11-01), Harari
patent: 7162569 (2007-01-01), Conley
patent: 7222240 (2007-05-01), Elteto
patent: 7225448 (2007-05-01), Himmel et al.
patent: 7231484 (2007-06-01), Berenyi et al.
patent: 7237046 (2007-06-01), Paley et al.
patent: 7237074 (2007-06-01), Guterman
patent: 7239877 (2007-07-01), Corneille et al.
patent: 7240219 (2007-07-01), Teicher et al.
patent: 7334144 (2008-02-01), Schlumberger
patent: 7555568 (2009-06-01), Huang
patent: 2002/0135613 (2002-09-01), O'Hara
patent: 2003/0179720 (2003-09-01), Cuny
patent: 2003/0187654 (2003-10-01), Hoshino
patent: 2004/0148470 (2004-07-01), Schulz
patent: 2004/0205298 (2004-10-01), Bearden et al.
patent: 2004/0260786 (2004-12-01), Barile
patent: 2005/0021880 (2005-01-01), Robbin et al.
patent: 2005/0066028 (2005-03-01), Illikkal et al.
patent: 2005/0182886 (2005-08-01), Edirisooriya et al.
patent: 2005/0204091 (2005-09-01), Kilbuck et al.
patent: 2006/0047914 (2006-03-01), Hofmann et al.
patent: 2006/0095679 (2006-05-01), Edirisooriya
patent: 2006/0174228 (2006-08-01), Radhakrishnan et al.
patent: 2008/0147964 (2008-06-01), Chow et al.
WUSBS, Wireless Universal Serial Bus Specification, WUSBS, 2005, pp. 1, 17, 19, 29, 78-79, 120.
Cornwell Michael J.
Dudte Christopher P.
Apple Inc.
Fish & Richardson P.C.
Peyton Tammara
LandOfFree
Reducing connection time for mass storage class peripheral... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reducing connection time for mass storage class peripheral..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reducing connection time for mass storage class peripheral... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2699132