Reducing computing system power through idle synchronization

Details Reducing computing system power through idle synchronization Reducing computing system power through idle synchronization

2005-06-16

2008-11-18

Suryawanshi, Suresh K (Department: 2115)

Electrical computers and digital processing systems: support

Computer power control

C713S320000, C713S323000

Reexamination Certificate

active

07454632

ABSTRACT:
Systems and methods of power management provide for controlling the idleness of a processor based on an operating system schedule. The idleness of at least one device is synchronized with the idleness of the processor. Idleness synchronization may involve deferring bus transactions, suspending memory refresh, turning off power to clock sources and turning off power to combinatorial logic during an idle window in the OS schedule.

REFERENCES:
patent: 5752050 (1998-05-01), Hernandez et al.
patent: 5754869 (1998-05-01), Holzahmmer et al.
patent: 6092209 (2000-07-01), Holzhammer et al.
patent: 2003/0163745 (2003-08-01), Kardach
patent: 2003/0196127 (2003-10-01), Olsen
patent: 2006/0288240 (2006-12-01), Kardach et al.
PCT Search Report and written opinion for PCT/US2006/023691, filed Jun. 16, 2006, mailed Jan. 9, 2007 (12 pages).
PCT International Preliminary Report on Patentability and written opinion for PCT2006/023691, filed Jun. 16, 2006, mailed Jan. 3, 2008 (8 pages).

Affiliated with

Also associated with

Rating

Reducing computing system power through idle synchronization does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reducing computing system power through idle synchronization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reducing computing system power through idle synchronization will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4051536