Reduced signal interface memory device, system, and method

Details Reduced signal interface memory device, system, and method Reduced signal interface memory device, system, and method

2011-05-24

2011-05-24

Dinh, Son (Department: 2824)

Static information storage and retrieval

Read/write circuit

Serial read/write

C365S189050, C365S189180

Reexamination Certificate

active

07948821

ABSTRACT:
A memory has a serial interface. The serial interface is programmable to either use separate dedicated input and output pads, or to use one bidirectional pad. When one bidirectional pad is used, the interface signal count is reduced by one.

REFERENCES:
patent: 5384645 (1995-01-01), Hasegawa et al.

Affiliated with

Also associated with

Rating

Reduced signal interface memory device, system, and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reduced signal interface memory device, system, and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced signal interface memory device, system, and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2671154