Reduced power VLSI chip and driver circuit

Details Reduced power VLSI chip and driver circuit Reduced power VLSI chip and driver circuit

1993-12-21

1995-09-26

Bowler, Alyssa H.

Electronic digital logic circuitry

Interface

Current driving

326 17, 326 27, 326 81, 395800, H03K 19003

Patent

active

054537053

ABSTRACT:
A VLSI chip is disclosed having reduced power dissipation. This is accomplished by limiting the output voltage swing at the output of off chip driver circuits by utilization of a control circuit to regulate the gate bias voltage of an NFET pull-up transistor coupled to the output of the driver circuit and by feeding back the output of the driver circuit to the control circuit.

REFERENCES:
patent: 4168796 (1979-09-01), Fulks et al.
patent: 4488066 (1984-12-01), Shoji
patent: 4626711 (1986-12-01), Li
patent: 4638187 (1987-01-01), Boler et al.
patent: 4709162 (1987-11-01), Braceras et al.
patent: 4782250 (1988-11-01), Adams et al.
patent: 4831558 (1989-05-01), Shoup et al.
patent: 4877980 (1989-10-01), Kubinec
patent: 4928023 (1990-05-01), Marshall
patent: 4952818 (1990-08-01), Erdelyi et al.
patent: 4959561 (1990-09-01), McDermott et al.
patent: 4965464 (1990-10-01), Von Basse et al.
patent: 4983860 (1991-01-01), Yim et al.
patent: 4988888 (1991-01-01), Hirose et al.
patent: 5151619 (1992-09-01), Austin et al.
patent: 5255222 (1993-10-01), Eaton, Jr.
patent: 5281862 (1994-01-01), Ma

Affiliated with

Also associated with

Rating

Reduced power VLSI chip and driver circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reduced power VLSI chip and driver circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced power VLSI chip and driver circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1554017