Reduced power consumption limited-switch dynamic logic...

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Field-effect transistor

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C326S095000, C327S211000

Reexamination Certificate

active

07598774

ABSTRACT:
An limited-switch dynamic logic (LSDL) circuit provides reduced power consumption by reducing clock power dissipation. By clocking LSDL gates with a clock signal having a reduced voltage swing in the evaluation phase, the LSDL gates are permitted to operate, while reducing the clock power consumption dramatically. Since clock power consumption dominates in LSDL circuits, the reduction in clock power dissipation results in a significant reduction in overall circuit power consumption. The reduced swing clock is produced at a plurality of local clock buffers by supplying the local clock buffers with an extra power supply rail that is switched onto the clock distribution lines by the local clock buffers in response to the full-swing evaluate phase clock received from the global clock distribution network by the local clock buffers.

REFERENCES:
patent: 5796282 (1998-08-01), Sprague et al.
patent: 6242952 (2001-06-01), Bosshart et al.
patent: 6429689 (2002-08-01), Allen et al.
patent: 6650145 (2003-11-01), Ngo et al.
patent: 6791365 (2004-09-01), Bosshart
patent: 6842046 (2005-01-01), Tzartzanis et al.
patent: 6888377 (2005-05-01), Ngo
patent: 6900666 (2005-05-01), Kursun et al.
patent: 6919739 (2005-07-01), Ngo
patent: 6956406 (2005-10-01), Seningen et al.
patent: 6960939 (2005-11-01), Ngo
patent: 7109757 (2006-09-01), Yuan et al.
patent: 7129754 (2006-10-01), Ngo et al.
patent: 7193446 (2007-03-01), Ngo et al.
patent: 7202705 (2007-04-01), Ngo et al.
patent: 7282960 (2007-10-01), Belluomini et al.
patent: 7411425 (2008-08-01), Belluomini et al.
patent: 2003/0110404 (2003-06-01), Seningen et al.
patent: 2004/0051556 (2004-03-01), Shimazaki et al.
patent: 2004/0051560 (2004-03-01), Belluomini et al.
patent: 2004/0196067 (2004-10-01), Hossain et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Reduced power consumption limited-switch dynamic logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reduced power consumption limited-switch dynamic logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced power consumption limited-switch dynamic logic... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4069799

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.