Electrical computers and digital processing systems: processing – Instruction fetching
Reexamination Certificate
1998-02-10
2003-04-08
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Instruction fetching
C710S100000
Reexamination Certificate
active
06546479
ABSTRACT:
TECHNICAL FIELD
The present invention relates to digital computers, memory interfaces, methods of executing a program, methods of programming a digital computer, and methods of operating a memory interface.
BACKGROUND OF THE INVENTION
Digital computers are utilized in an ever-increasing number of applications and devices. The advantages obtainable with the use of digital computers are well known. Improvements in hardware and software continue to enhance the performance of digital computers. The desire to provide faster computers at lower costs has often presented numerous design challenges. In numerous applications, available hardware is limited and further design obstacles are presented. In other configurations, minimizing power consumption is of great importance due to limited available power resources.
Typical computer systems include memory operable to store program code tailored for the specific application of the digital computer. Additionally, a processor configured to execute the stored code is also provided. The memory can be configured to store a predetermined number of bits within individual address locations (e.g., memory having a width of eight bits is operable to store eight bits in one address location). The number of bits stored in individual address locations can be less than the number of bits of an individual instruction (e.g., thirty-two bits). Some applications dictate the use of memory having address locations which are smaller than a single executable instruction. Accordingly, plural read operations are required of the memory to provide a single, complete instruction which may be executed by the processor.
Processors of conventional digital computers typically operate at rates which are faster than the associated memory. Therefore, wait states are often inserted during the read operations as the processor waits to receive the requested instructions. Insertion of wait states has the drawbacks of decreasing performance of the digital computer and increasing power consumption.
Therefore, there exists a need to improve execution of software in digital computers to improve performance and reduce power consumption.
REFERENCES:
patent: 3577190 (1971-05-01), Cocke et al.
patent: 4095278 (1978-06-01), Kihara
patent: 4348721 (1982-09-01), Brereton et al.
patent: 4439828 (1984-03-01), Martin
patent: 4639865 (1987-01-01), Martin
patent: 4766566 (1988-08-01), Chuang
patent: 5404552 (1995-04-01), Ikenaga
patent: 5430862 (1995-07-01), Smith et al.
patent: 5459843 (1995-10-01), Davis et al.
patent: 5463760 (1995-10-01), Hamauchi
patent: 5515519 (1996-05-01), Yoshioka
patent: 5544307 (1996-08-01), Maemura
patent: 5564028 (1996-10-01), Swoboda et al.
patent: 5644759 (1997-07-01), Lucas et al.
patent: 5687339 (1997-11-01), Hwang
patent: 5774709 (1998-06-01), Worrell
patent: 5796973 (1998-08-01), Witt et al.
patent: 5815696 (1998-09-01), Tanaka et al.
patent: 5848289 (1998-12-01), Studor et al.
patent: 5935238 (1999-08-01), Talcott et al.
patent: 5978925 (1999-11-01), Shiraishi et al.
patent: 6023758 (2000-02-01), Kodama et al.
patent: 6044450 (2000-03-01), Tsushima et al.
patent: 6134653 (2000-10-01), Roy et al.
Computer Architecture: A Designer's Text Based On a Generic RISC, James M. Feldman & Charles T. Retter, McGraw-Hill 1994, p. 324-343.
ARM7TDMI Data Sheet, RISC Machines Ltd (ARM) 1995.
ARM System Architecture, Steve Furber, Addison-Wesley 1996, p. 77-87.
Coleman Eric
Koninklijke Philips Electronics , N.V.
Zawilski Peter
LandOfFree
Reduced instruction fetch latency in a system including a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reduced instruction fetch latency in a system including a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced instruction fetch latency in a system including a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3079463