Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate
2003-08-11
2008-09-30
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
Field-effect transistor
C326S112000
Reexamination Certificate
active
07429880
ABSTRACT:
The present invention implements structures and method for non-delayed clock dynamic logic circuit configurations with output and/or complementary output with reduced glitch and/or mitigating adverse charge-sharing effects for Complementary Oxide Semiconductor (CMOS) and/or mitigating parasitic bipolar action in Strained/Unstrained Silicon-On-Insulator (SOI) circuits, where insulator may be oxide, nitride of Silicon and the like or Sapphire and the like including a method of synthesis.
REFERENCES:
patent: 5208490 (1993-05-01), Yetter
patent: 5291076 (1994-03-01), Bridges et al.
patent: 5323071 (1994-06-01), Hirayama
patent: 5517136 (1996-05-01), Harris et al.
patent: 5892372 (1999-04-01), Ciraula et al.
patent: 5903467 (1999-05-01), Puri et al.
patent: 6040716 (2000-03-01), Bosshart
patent: 6225826 (2001-05-01), Krishnamurthy et al.
patent: 6377080 (2002-04-01), Arnold
patent: 6492839 (2002-12-01), Wang et al.
patent: 6529861 (2003-03-01), Patra et al.
patent: 6549040 (2003-04-01), Alvandpour et al.
R.H. Krambeck, et al. “High Speed Compact Circuits With CMOS”, IEEE JSSC SC-17(3) Jun. 1982; 614-617.
Rana Amar Pal Singh
Singh Nirmal
Cho James H.
Tabler Matthew C
LandOfFree
Reduced glitch dynamic logic circuit and method of synthesis... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reduced glitch dynamic logic circuit and method of synthesis..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced glitch dynamic logic circuit and method of synthesis... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3979557