Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2001-12-11
2003-11-25
Elms, Richard (Department: 2824)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S369000, C257S411000, C257S640000
Reexamination Certificate
active
06653679
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates generally to microelectronic circuits. More specifically, the present invention relates to reducing 1/f noise in Metal Oxide Semiconductor Field Effect Transistor (MOSFET) devices.
2. Background Information
Nitrided oxides are commonly used as gate dielectrics in submicron Complementary Metal-Oxide Semiconductor (CMOS) technologies due to the nitrogen's ability to control boron penetration from the p+ doped polycrystalline silicon into the channel region of the MOSFET device. The control of boron penetration is critical in establishing and maintaining a uniform and stable value of threshold voltage (Vth) for the MOSFET device. Changes in the boron penetration produce fluctuations in the threshold voltage which impact the performance of the device. It is critical that the MOSFET device has a predictable threshold voltage so that the device can be accurately matched to the required specifications. In a dual gate thickness CMOS process technology, where thin and thick gate oxides for MOSFET devices are formed, boron penetration is generally only a problem for thin gate oxide MOSFETs.
Unfortunately, nitrided oxides introduce some undesirable side effects. The use of nitrided oxides significantly increases the 1/f noise or “flicker noise” in MOSFETs through an introduction of oxide charges and traps. For example, referring now to
FIG. 1A
, the noise measurement of a n-channel thick gate oxide MOSFET fabricated with and without nitrided oxide, is plotted over a range of 1-10000 Hz. Noise measurement
100
corresponds to a n-channel MOSFET fabricated with pure oxide (i.e., without nitrogen) and noise measurement
110
corresponds to a n-channel MOSFET fabricated with nitrided oxide. As can be seen by the graph in
FIG. 1A
, nitridation increases 1/f noise by approximately 5.3 dB over the corresponding NFET device grown in silicon dioxide (SiO2) without nitrogen. Similarly, referring now to
FIG. 1B
, noise measurement
150
corresponds to a p-channel thick gate oxide MOSFET fabricated with pure oxide and noise measurement
160
is for the corresponding p-channel MOSFET fabricated with nitrided oxide. In this case, nitridation causes a 1/f noise increase of 13.7 dB for a buried channel PFET. These levels of 1/f noise are particularly unattractive for analog/RF circuit applications due to the impact upon key circuit metrics such as noise figure and oscillator phase noise.
Vertical High Pressure (VHP) nitridation followed by reoxidation to push nitrogen away from the silicon-oxide interface has been tried as a method for reducing 1/f noise, while maintaining the benefit of controlling boron penetration. However, VHP nitridation requires the use of a very high pressurized reacting chamber that is very expensive to utilize in a manufacturing process. Further, VHP nitridation is hard to implement because of safety reasons.
Therefore, a technique for controlling boron penetration is thus needed which overcomes the shortcomings of the prior art.
SUMMARY OF THE INVENTION
The present invention relates to reducing the 1/f noise in MOSFET devices. One embodiment of the present invention is a gate for a MOSFET device located on a semiconductor substrate. The gate includes a thin gate oxide layer formed on the semiconductor substrate. Nitrogen is selectively implanted into the semiconductor substrate at a location proximate to the thin gate oxide layer. The gate also includes a gate electrode in contact with the thin gate oxide layer.
Other embodiments of the present invention may be construed as a MOSFET device that includes a gate located on a semiconductor substrate. The gate includes a thin gate oxide layer formed on the semiconductor substrate. Nitrogen is selectively implanted into the semiconductor substrate at a location proximate to the thin gate oxide layer. The gate also includes a gate electrode in contact with the thin gate oxide layer.
REFERENCES:
patent: 4866498 (1989-09-01), Myers
patent: 5596218 (1997-01-01), Soleimani et al.
patent: 5629221 (1997-05-01), Chao et al.
patent: 5811339 (1998-09-01), Tseng
patent: 5908312 (1999-06-01), Cheung et al.
patent: 6017808 (2000-01-01), Wang et al.
patent: 6049104 (2000-04-01), Hshieh et al.
patent: 6051468 (2000-04-01), Hshieh
patent: 6060369 (2000-05-01), Gardner et al.
patent: 6096614 (2000-08-01), Wu
patent: 6110784 (2000-08-01), Gardner et al.
patent: 6133164 (2000-10-01), Kim
patent: 6140167 (2000-10-01), Gardner et al.
patent: 6146979 (2000-11-01), Henley et al.
patent: 6174794 (2001-01-01), Gardner et al.
patent: 6180543 (2001-01-01), Yu et al.
patent: 6232094 (2001-05-01), Hansson et al.
patent: 6380056 (2002-04-01), Shue et al.
patent: 6410375 (2002-06-01), Lee
D'Souza et al., “I/f Noise Characterization of Deep Sub-Micron Dual Thickness Nitrided Gate Oxide n- and p-MOSFETS,” IEEE, pp. 1-4, Dec. 1999.
Doyle, et al., “Simultaneous Growth of Different Thickness Gate Oxides in Silicon CMOS Processing, ” IEEE Electron Device Letters, vol. 16, No. 7, pp. 301-302, Jul. 1995.
Bhattacharya Suryanarayana Shivakumar
D'Souza Sandeep
Hwang Li-Ming
Joshi Aniruddha
Elms Richard
Farjami & Farjami LLP
Menz Doug
Newport Fab LLC
LandOfFree
Reduced 1/f noise in MOSFETs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reduced 1/f noise in MOSFETs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced 1/f noise in MOSFETs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3184683