1996-04-30
1997-11-25
Beausoliel, Jr., Robert W.
39518209, 39518208, G06F 1100
Patent
active
056921217
ABSTRACT:
A method for making a processor system immune to circuit failure caused by external noise using mirrored processors, and a recovery unit integral with the method, are disclosed. Identical addresses and data information is generated in each of two processors. The data is then partitioned into registers and Error Correction Codes (ECC's) are generated for the data. The address, data, and ECC information for each processor is then interlaced in a data structure. The interlaced structures of each processor are then compared. If the comparison yields no errors, the data is checkpointed in the recovery unit; if an error is detected, a recovery sequence can be initiated after the check-stop operation, whereby the system is restored to the last error-free checkpointing operation.
REFERENCES:
patent: 3449723 (1969-06-01), Anderson et al.
patent: 3736566 (1973-05-01), Anderson et al.
patent: 4453215 (1984-06-01), Reid
patent: 4486826 (1984-12-01), Wolff et al.
patent: 4597084 (1986-06-01), Dynneson et al.
patent: 4654857 (1987-03-01), Samson et al.
patent: 4750177 (1988-06-01), Hendrie et al.
patent: 4816990 (1989-03-01), Williams
patent: 4866604 (1989-09-01), Reid
patent: 4920540 (1990-04-01), Baty
patent: 4926315 (1990-05-01), Long et al.
patent: 4931922 (1990-06-01), Baty et al.
patent: 4939643 (1990-07-01), Long et al.
patent: 5020024 (1991-05-01), Williams
patent: 5220668 (1993-06-01), Bullis
patent: 5243704 (1993-09-01), Baty et al.
patent: 5249187 (1993-09-01), Bruckert et al.
patent: 5257383 (1993-10-01), Lamb
patent: 5297031 (1994-03-01), Gutterman et al.
patent: 5301309 (1994-04-01), Sugano
patent: 5321698 (1994-06-01), Nguyen et al.
patent: 5367668 (1994-11-01), Pandolfo
patent: 5379381 (1995-01-01), Lamb
patent: 5390081 (1995-02-01), St. Pierre
patent: 5423024 (1995-06-01), Cheung
Bozso Ferenc Miklos
Chan Yiu-Hing
Emma Philip George
Gruodis Algirdas Joseph
Hillerud David Patrick
Beausoliel, Jr. Robert W.
International Business Machines - Corporation
Tassinari, Jr. Robert P.
Vales Phillip Francis
LandOfFree
Recovery unit for mirrored processors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Recovery unit for mirrored processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Recovery unit for mirrored processors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2114846