Recovery from instruction fetch errors in hypervisor code

Details Recovery from instruction fetch errors in hypervisor code Recovery from instruction fetch errors in hypervisor code

2000-06-08

2003-11-25

Baderman, Scott (Department: 2184)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S020000, C709S241000, C712S013000, C712S228000

Reexamination Certificate

active

06654906

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Technical Field:
The present invention relates generally to the field of computer architecture and, more specifically, to methods and systems for managing resources among multiple operating system images within a logically partitioned data processing system.
2. Description of Related Art:
A logical partitioning option (LPAR) within a data processing system (platform) allows multiple copies of a single operating system (OS) or multiple heterogeneous operating systems to be simultaneously run on a single data processing system platform. A partition, within which an operating system image runs, is assigned a non-overlapping sub-set of the platform's resources. These platform allocable resources include one or more architecturally distinct processors with their interrupt management area, regions of system memory, and I/O adapter bus slots. The partition's resources are represented by its own open firmware device tree to the OS image.
Each distinct OS or image of an OS running within the platform are protected from each other such that software errors on one logical partition cannot affect the correct operation of any of the other partitions. This is provided by allocating a disjoint set of platform resources to be directly managed by each OS image and by providing mechanisms for ensuring that the various images cannot control any resources that have not been allocated to it. Furthermore, software errors in the control of an OS's allocated resources are prevented from affecting the resources of any other image. Thus, each image of the OS (or each different OS) directly controls a distinct set of allocable resources within the platform.
One means for separating the partitions is managed by a firmware component, such as, for example, the hypervisor within an RS/6000 platform, a product of International Business Machines Corporation of Armonk, N.Y. Hardware errors that are fatal to this firmware component become fatal for the entire platform, thus, bringing down the entire system. One major hardware error that may affect the hypervisor is an instruction fetch unrecoverable memory error (IfetchUE). The Risc system 6000 memory, within the RS/6000, is single bit error correction code protected, that is, hardware is able to correct any single bit error by special redundancy codes. However, currently, multi-bit errors cannot be corrected, but may only be detected. Multi-bit errors, while rare, occur due to a variety of conditions. Therefore, a method, system, and apparatus for recovering and isolating errors affecting the hypervisor is desirable.
SUMMARY OF THE INVENTION
The present invention provides a method, system, and apparatus for recovering from an instruction fetch error. In one embodiment, a data processing system maintains a primary copy and an alternate copy of a set of instructions for a software component. The instructions for performing the processes of the software component are fetched from the primary copy for execution by a processor. A pair of pointers is maintained in each copy identifying the beginning of each copy. Responsive to a determination that an instruction fetch error has been received, a corresponding current instruction in the alternate copy is determined and the software component is restarted by fetching and executing instructions from the alternate copy starting with the corresponding current instruction. The corresponding current instruction is determined by subtracting the beginning address of the copy with the error from the address of the current instruction, then adding the beginning address of the alternate copy.


REFERENCES:
patent: 3898621 (1975-08-01), Zelinski et al.
patent: 4370705 (1983-01-01), Imazeki et al.
patent: 5345590 (1994-09-01), Ault et al.
patent: 5659756 (1997-08-01), Hefferon et al.
patent: 5872907 (1999-02-01), Griess et al.
patent: 6085253 (2000-07-01), Blackwell et al.
patent: 6199179 (2001-03-01), Kauffman et al.
patent: 6304980 (2001-10-01), Beardsley et al.

Affiliated with

Also associated with

Rating

Recovery from instruction fetch errors in hypervisor code does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Recovery from instruction fetch errors in hypervisor code, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Recovery from instruction fetch errors in hypervisor code will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3179500