Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2006-09-19
2006-09-19
Tan, Vibol (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S038000, C326S039000, C365S189011, C365S230010
Reexamination Certificate
active
07109750
ABSTRACT:
Method and apparatus for a controller for dynamic configuration is described. The controller comprises a port interface, a read/write interface, and a plurality of flip-flops. The flip-flops, couple the port interface to the read/write interface. The port interface is configured to receive a plurality of signals, where portion of the plurality of signals are pipelined through the plurality of flip-flops responsive to a data clock signal of the plurality of signals. This facilitates reading and writing to storage elements at a rate which is at least approximately a frequency of the data clock signal while operating a device at approximately such frequency in which the controller is instantiated.
REFERENCES:
patent: 5586299 (1996-12-01), Wakerly
patent: 5774474 (1998-06-01), Narayanan et al.
patent: 5999480 (1999-12-01), Ong et al.
patent: 6034542 (2000-03-01), Ridgeway
patent: 6191614 (2001-02-01), Schultz et al.
patent: 6201728 (2001-03-01), Narui et al.
patent: 6204687 (2001-03-01), Schultz et al.
patent: 6255848 (2001-07-01), Schultz et al.
patent: 6262596 (2001-07-01), Schultz et al.
patent: 6429682 (2002-08-01), Schultz et al.
patent: 6732354 (2004-05-01), Ebeling et al.
patent: 6836839 (2004-12-01), Master et al.
patent: 6851047 (2005-02-01), Fox et al.
patent: 2002/0138716 (2002-09-01), Master et al.
patent: 2003/0034848 (2003-02-01), Norman et al.
patent: 2003/0105949 (2003-06-01), Master et al.
patent: 2003/0154357 (2003-08-01), Master et al.
patent: 2004/0030736 (2004-02-01), Scheuermann
patent: 2004/0078403 (2004-04-01), Scheuermann et al.
patent: 2005/0044344 (2005-02-01), Stevens
patent: 0 748 051 (1996-12-01), None
U.S. Appl. No. 10/377,857, filed Feb. 28, 2003, Blodget et al.
U.S. Appl. No. 10/683,944, filed Oct. 10, 2003, Young.
U.S. Appl. No. 10/806,697, filed Mar. 22, 2004, Voogel et al.
U.S. Appl. No. 10/836,841, filed Apr. 30, 2004, Vadi et al.
U.S. Appl. No. 10/836,961, filed Apr. 30, 2004, Vadi et al.
U.S. Appl. No. 10/836,330, filed Apr. 30, 2004, Vadi et al.
U.S. Appl. No. 10/837,331, filed Apr. 30, 2004, Goetting et al.
Xilinx, Inc.; DS031; “Virtex-II 1.5V Field-Programmable Gate Arrays”; Advance Product Specification; Oct. 2, 2001; (v1.7); available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 37, 90, and 387.
Xilinx, Inc.; Virtex-II Platform FPGA Handbook; Dec. 3, 2001; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; p. 387.
Raphael David et al.; “DART: A Dynamically Reconfigurable Architecture Dealing with Future Mobile Telecommunications Constraints”; Copyright 2002 IEEE; pp. 1-8, no month.
Collins Anthony
Goetting F. Erich
Logue John D.
McGrath John
Schultz David P.
Kanzaki Kim
Tan Vibol
Webostad W. Eric
Xilinx , Inc.
LandOfFree
Reconfiguration port for dynamic reconfiguration-controller does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reconfiguration port for dynamic reconfiguration-controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfiguration port for dynamic reconfiguration-controller will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3561006