Reconfiguration port for dynamic reconfiguration

Details Reconfiguration port for dynamic reconfiguration Reconfiguration port for dynamic reconfiguration

2007-05-15

2007-05-15

Tran, Anh Q. (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

C326S039000, C326S041000

Reexamination Certificate

active

10837331

ABSTRACT:
Method and apparatus for dynamic configuration of function block logic of an integrated circuit is described. The integrated circuit includes a reconfiguration port coupled to a controller. The controller is coupled to an array of memory cell. A portion of the array of memory cells is coupled for read/write communication with the controller, and another portion of the array of memory cells is not coupled for read/write communication with the controller. The portion of the array of memory cells is configurable at an operational frequency of the integrated circuit for dynamic reconfiguration of the function block logic of the integrated circuit.

REFERENCES:
patent: 5586299 (1996-12-01), Wakerly
patent: 5774474 (1998-06-01), Narayanan et al.
patent: 5999480 (1999-12-01), Ong et al.
patent: 6034542 (2000-03-01), Ridgeway
patent: 6201728 (2001-03-01), Narui et al.
patent: 6204687 (2001-03-01), Schultz et al.
patent: 6304101 (2001-10-01), Nishihara
patent: 6732354 (2004-05-01), Ebeling et al.
patent: 6836839 (2004-12-01), Master et al.
patent: 6851047 (2005-02-01), Fox et al.
patent: 2002/0138716 (2002-09-01), Master et al.
patent: 2003/0034848 (2003-02-01), Norman et al.
patent: 2003/0105949 (2003-06-01), Master et al.
patent: 2003/0154357 (2003-08-01), Master et al.
patent: 2004/0030736 (2004-02-01), Scheuermann
patent: 2004/0078403 (2004-04-01), Scheuermann et al.
patent: 2004/0117755 (2004-06-01), Blodget et al.
patent: 2005/0044344 (2005-02-01), Stevens
patent: 0 748 051 (1996-12-01), None
Raphael David et al.; “DART: A Dynamically Reconfigurable Architecture Dealing with Future Mobile Telecommunications Constraints”; Copyright 2002 IEEE; pp. 1-8, no month.
U.S. Appl. No. 10/377,857, filed Feb. 28, 2003, Blodget et al.
U.S. Appl. No. 10/683,944, filed Oct. 10, 2003, Young.
U.S. Appl. No. 10/806,697, filed Mar. 22, 2004, Voogel et al.
U.S. Appl. No. 10/836,841, filed Apr. 30, 2004, Vadi et al.
U.S. Appl. No. 10/836,960, filed Apr. 30, 2004, Vadi et al.
U.S. Appl. No. 10/836,961, filed Apr. 30, 2004, Vadi et al.
U.S. Appl. No. 10/837,330, filed Apr. 30, 2004, Goetting et al.
Xilinx, Inc.; DS031; “Virtex-II 1.5V Field-Programmable Gate Arrays”; Advance Product Specification; Oct. 2, 2001; (v1.70; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 37, 90, and 387.
Xilinx, Inc.; Virtex-II Platform FPGA Handbook; Dec. 3, 2001; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; p. 387.

Affiliated with

Also associated with

Rating

Reconfiguration port for dynamic reconfiguration does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reconfiguration port for dynamic reconfiguration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfiguration port for dynamic reconfiguration will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3736734