Reconfiguration of programmable logic devices

Details Reconfiguration of programmable logic devices Reconfiguration of programmable logic devices

2008-05-20

2008-05-20

Tan, Vibol (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

C326S040000, C714S726000, C714S727000

Reexamination Certificate

active

11350436

ABSTRACT:
Improved reconfiguration techniques are provided for programmable logic devices (PLDs). For example, in accordance with an embodiment of the present invention, a programmable logic device includes a plurality of logic blocks, a plurality of input/output blocks and corresponding input/output pins, and a plurality of configuration memory cells. The configuration memory cells are adapted to store configuration data for configuration of the logic blocks and the input/output blocks. A data port is adapted to provide a clock signal to and receive configuration data from an external memory. A plurality of circuits are adapted to hold the input/output pins in a known logic state during the configuration.

REFERENCES:
patent: 5548228 (1996-08-01), Madurawe
patent: 5640107 (1997-06-01), Kruse
patent: 5689516 (1997-11-01), Mack et al.
patent: 5696455 (1997-12-01), Madurawe
patent: 6028449 (2000-02-01), Schmitt
patent: 6049222 (2000-04-01), Lawman
patent: 6150837 (2000-11-01), Beal et al.
patent: 6218858 (2001-04-01), Menon et al.
patent: 6304099 (2001-10-01), Tang et al.
patent: 6356107 (2002-03-01), Tang et al.
patent: 6467009 (2002-10-01), Winegarden et al.
patent: 6538468 (2003-03-01), Moore
patent: 6624656 (2003-09-01), Fox et al.
patent: 6704850 (2004-03-01), Reynolds
patent: 6714041 (2004-03-01), Darling et al.
patent: 6721840 (2004-04-01), Allegrucci
patent: 6732263 (2004-05-01), May et al.
patent: 6774668 (2004-08-01), Wirtz, II
patent: 6828823 (2004-12-01), Tsui et al.
patent: 6851047 (2005-02-01), Fox et al.
patent: 6873177 (2005-03-01), Wennekamp et al.
patent: 7199608 (2007-04-01), Trimberger
patent: 2005/0189962 (2005-09-01), Agrawal et al.
U.S. Appl. No. 10/809,658, Howard Tang.
U.S. Appl. No. 11/243,255, Howard Tang.
U.S. Appl. No. 11/293,941, Howard Tang.

Affiliated with

Also associated with

Rating

Reconfiguration of programmable logic devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reconfiguration of programmable logic devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfiguration of programmable logic devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3920019