Reconfiguration in a multi-core processor system with...

Details Reconfiguration in a multi-core processor system with... Reconfiguration in a multi-core processor system with...

2011-06-21

2011-06-21

Baderman, Scott T (Department: 2114)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C712S015000

Reexamination Certificate

active

07966519

ABSTRACT:
Methods and integrated circuits for reconfiguration in a multi-core processor system with configurable isolation are described. According to one embodiment, a processor configuration method includes determining that a first module is faulty. A second module is configured to communicate with the first module when the first module is not faulty. The method also includes analyzing a third module with respect to a substitution criterion, selecting the third module based on the analyzing determining that the third module satisfies the substitution criterion, and subsequent to the selecting, configuring the second module to communicate with the third module instead of the first module. Additional embodiments are described in the disclosure.

REFERENCES:
patent: 6700142 (2004-03-01), Norman
patent: 7673163 (2010-03-01), Tsukimori et al.
patent: 2004/0215987 (2004-10-01), Farkas et al.
patent: 2008/0012583 (2008-01-01), Audet et al.
patent: 2008/0022151 (2008-01-01), Stange et al.
patent: 2008/0120515 (2008-05-01), Ritz et al.
patent: 2008/0120518 (2008-05-01), Ritz et al.
patent: 2008/0148015 (2008-06-01), Takamoto et al.
patent: 2008/0163255 (2008-07-01), Munoz et al.
patent: 2008/0229146 (2008-09-01), Arai
patent: 2008/0235454 (2008-09-01), Duron et al.
patent: 2008/0244294 (2008-10-01), Allarey
patent: 2008/0262763 (2008-10-01), Sedeh
patent: 2009/0083554 (2009-03-01), Belmont et al.
patent: 2009/0094481 (2009-04-01), Vera et al.
Gold, Brian et al.., “Truss: A reliable, Scalable, Server Architecture,” IEEE Micro, 2005 pp. 51-59.
Aggarwal, Nidhi et al. “Configurable Isolation: Building High Availability Systems with Commodity Multi-Core Processors”; ISCA '07, Jun. 9-13, 2007.
Aggarwal, Nidhi et al. “Altering a Degree of Redundancy Used During Execution of an Application”; U.S. Appl. No. 61/049,141, filed Oct. 13, 2008
Aggarawal, Nidhi et al. “Selective Availability in Processor Systems”; U.S. Appl. No. 61/049,151, filed Apr. 30, 2008.
Bernick et al.,“NonStop Advanced Architecture,” Proceedings of the 2005 International Conference on Dependable Systems and Networks, pp. 12-25.
Bressoud, Thomas and Schneider, Fred, “Hyperviosr-Based Fault-Tolerance,” ACM Trans.Computer Systems, vol. 14, No. 1. Feb. 1996, pp. 80-107.
Gomaa, M. et al., “Transient-Fault Recovery for Chip Multiprocessors,” International Symposium on Computer Architecture, 2003.
Kumar, Rakesh et al. “Single-ISA Hetergeneous Multi-Core Architecture for Multithreaded Workload Performance” 31st International Symposium on computer Architecture, Jun. 2004.
Srinivasan, J. et al. “the Impact of Technology Scaling on Lifetime Reliability” The International Conference on Depenable Systems and Networks (DSN-04) Jun. 2004.
U.S. Appl. No. 11/787,881 Inventor: Aggarwal, Nidhi et al. filed Apr. 17, 2007.

Affiliated with

Also associated with

Rating

Reconfiguration in a multi-core processor system with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reconfiguration in a multi-core processor system with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfiguration in a multi-core processor system with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2726049