Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate
2008-04-01
2008-04-01
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
C326S040000
Reexamination Certificate
active
07352205
ABSTRACT:
A configurable architecture of a calculation device includes at least one individual configurable and/or reconfigurable switching device, whereby the output variables thereof form a time point tn-1and the input variables of the switching device form a time point tn. Elements are provided in order to control the output variables in a clocked manner and to store the output variables of the switching device between the time points tn-1and tn.
REFERENCES:
patent: 2002/0002573 (2002-01-01), Landers et al.
patent: 198 43 640 (2000-03-01), None
patent: 103 47 975 (2004-03-01), None
Rechenberg, Pomberger: “Informatik-Hanbuch, 3. Auflage”, 2002, Hanser, Muchen, Seite 275.
C. Wiegand, C. Siemers, H. Richter: “Definition of a Configurable Architecutre for Implementation of Global Cellular Automation”, Bd. 2981, Feb. 2004, Seiten 140-155.
L. Jozwiak, et al: “Effective and efficient FPGA synthesis through general functional decomposition” Journal of Systems Architecture, Elsevier, Science Publishers BV, Amsterdam, NL, Bd. 49, No. 4-6, Sep. 2003, Seiten 247-265.
M.M. Mirsalehi, T.K. Gaylord: “Logical minimization of multilevel coded functions”, Applied Optics, Bd. 25, No. 18, Sep. 1986, Seiten 3078-3088.
R. Hoffmann, K.O. Volkmann, W. Heenes: “Globaler Zellularautomat (GCA): Ein neues massivparalleles Berechnungsmodell” Pars Workshop, Oktober 2001.
R. Hoffmann et al: “GCA: a massively parallel model”, Parallel and distributed processing symposium, 2003. Proceedings international, Apr. 2003, Piscataway, NJ, USA, Seiten 270-276.
Macias, N.J.: Ring around the PIG: a parallel GA with only local interactions coupled with a self-reconfigurable hardware platform to implement an O(1) evolutionary cycle for evolvable hardware, IEEE-A1, vol. 2, 1999.
Macias, N.J.: The PIG paradigm: the design and use of a massively parallel fine grained self-reconfigurable infinitely scalable architecture, IEEE-A1, pp. 175-180, 1999.
Siemers Christian
Wiegand Christian
Cho James H.
Siemens Aktiengesellschaft
Young & Thompson
LandOfFree
Reconfigurable switching device parallel calculation of any... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reconfigurable switching device parallel calculation of any..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable switching device parallel calculation of any... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2763518