Reconfigurable signal processor

Details Reconfigurable signal processor Reconfigurable signal processor

2005-11-24

2010-12-28

Lee, Thomas (Department: 2116)

Electrical computers and digital processing systems: support

Computer power control

C713S320000, C713S323000, C713S324000, C713S330000, C712S015000

Reexamination Certificate

active

07861101

ABSTRACT:
A reduction in circuit size and in power consumption is provided. A signal processor includes: processor elements501, which are mapped by circuit reconfiguration; processor elements502aand502b, which are not mapped by circuit reconfiguration; a power voltage supply area503; a power voltage cutoff area504; a system control CPU505; a configuration information storage memory506; a configuration control signal decoder507; a configuration control circuit508; a configuration control circuit509for a power supply unit; a data memory510; a global bus (high voltage side)511; and a global bus switch (high voltage side)512. The signal processor includes a function for circuit reconfiguration of the individual processor elements501in consonance with the contents of a signal process to be performed and a function for changing a voltage to be supplied to the processor elements501.

REFERENCES:
patent: 5655069 (1997-08-01), Ogawara et al.
patent: 6141762 (2000-10-01), Nicol et al.
patent: 6768337 (2004-07-01), Kohno et al.
patent: 6986021 (2006-01-01), Master et al.
patent: 7100056 (2006-08-01), Barr et al.
patent: 7646216 (2010-01-01), Shiao et al.
patent: 2003/0184339 (2003-10-01), Ikeda et al.
patent: 2004/0030942 (2004-02-01), Barr et al.
patent: 2004/0093529 (2004-05-01), Devlin et al.
patent: 1 310 881 (2003-05-01), None
patent: 1 391 991 (2004-02-01), None
patent: 8-44581 (1996-02-01), None
patent: 2000-66776 (2000-03-01), None
patent: 2001-68993 (2001-03-01), None
patent: 2004-78940 (2004-03-01), None
patent: WO 02/095946 (2002-11-01), None
Gayasen et al., “A Dual VDD Low Power FPGA Architecture,” Field-Programmable Logic and Applications. 14th International Conference, FPL 2004. Proceedings (Lecture notes in Comput. Sci. vol. 3203) Springer-Verlag Berlin, Germany, Sep. 1, 2004, pp. 145-157.
Chong et al., “Low-Power Field-Programmable VLSI Processor Using Dynamic Circuits,” VLSI, 2004. Proceedings. IEEE Computer Society Annual Symposium on Lafayette, LA, USA Feb. 19-20, 2004, Los Alamitos, CA, USA, IEEE Comput. Soc. US, Feb. 19, 2004, pp. 243-248.
Anderson et al., “A Novel Low-Power FPGA Routing Switch,” Custom Integrated Circuits Conference, 2004. Proceedings of the IEEE 2004, IEEE, Piscataway, NJ, US, Oct. 3, 2004, pp. 719-722.
Chen et al., “Low-Power Technology Mapping for FPGA Architectures with Dual Supply Voltages,” FPGA 2004. ACM/SIGDA 12th. ACM International Symposium on Field-Programmable Gate Arrays. Monterey, CA. Feb. 22-24, 2004; [ACM/SIGDA International Symposium on Field-Programmable Gate Arrays], New York, NY, ACM, US, Feb. 22, 2004, pp. 109-117.
Trimberger et al., “A Time-Multiplexed FPGA,” Field-Programmable Custom Computing Machines, 1007. Proceedings. The 5th Annual IEEE Symposium on Napa Valley, CA, USA Apr. 16-18, 1997, Los Alamitos, CA, USA, IEEE Comput. Soc. US, Apr. 16, 1997, pp. 22-28.
Amano et al., “Techniques for Virtual Hardware on a Dynamically Reconfigurable Processor—An Approach to Tough Cases,” Lecture Notes in Computer Science, Springer Verlag, Berlin; DE, vol. 3203, Aug. 30, 2004, pp. 464-473.
Extended European Search Report issued in European Patent Application No. EP 05809483 dated Apr. 1, 2009.

Affiliated with

Also associated with

Rating

Reconfigurable signal processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reconfigurable signal processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable signal processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4177893