Reconfigurable processing circuit including a delay locked...

Details Reconfigurable processing circuit including a delay locked... Reconfigurable processing circuit including a delay locked...

2006-09-26

2006-09-26

Browne, Lynne H. (Department: 2116)

Electrical computers and digital processing systems: support

Reconfiguration

C326S039000

Reexamination Certificate

active

07114069

ABSTRACT:
A reconfigurable processor circuit (200) consistent with certain embodiments of the present invention has an array of configurable circuit blocks (208), wherein certain of the configurable circuit blocks (208) comprise one of configurable arithmetic logic units and clocked digital logic circuits. A control processor (218) configures a function of a plurality of the configurable circuit blocks. A memory (224) stores program instructions used by the control processor (218). A multiple frequency generator (230) receives a reference clock and synthesizes the plurality of clock signals therefrom, each clock signal being configured in frequency by the control processor (218). A timing control circuit (236) receives the plurality of clock signals, allocates the plurality of clock signals of different frequency among the plurality of circuit blocks and routes the clock signals to the circuit blocks, wherein the timing control circuit (236) operates under control of the control processor (218).

REFERENCES:
patent: 5684434 (1997-11-01), Mann et al.
patent: 5774703 (1998-06-01), Weiss et al.
patent: 5922076 (1999-07-01), Garde
patent: 5963069 (1999-10-01), Jefferson et al.
patent: 6091760 (2000-07-01), Giallorenzi et al.
patent: 6141374 (2000-10-01), Burns
patent: 6147531 (2000-11-01), McCall et al.
patent: 6163224 (2000-12-01), Araki et al.
patent: 6259283 (2001-07-01), Nguyen
patent: 6272646 (2001-08-01), Rangasayee et al.
patent: 6282627 (2001-08-01), Wong et al.
patent: 6353649 (2002-03-01), Bockleman et al.
patent: 6480045 (2002-11-01), Albean
patent: 6538489 (2003-03-01), Nakano
patent: 6686805 (2004-02-01), Cyrusian
patent: 6784707 (2004-08-01), Kim et al.
patent: 6794913 (2004-09-01), Stengel
patent: 2003/0014682 (2003-01-01), Schmidt
patent: 2003/0152181 (2003-08-01), Stengel et al.

Affiliated with

Also associated with

Rating

Reconfigurable processing circuit including a delay locked... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reconfigurable processing circuit including a delay locked..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable processing circuit including a delay locked... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3618111