Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate
2008-07-20
2010-11-02
Tran, Anh Q (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
C326S037000, C326S039000, C326S104000
Reexamination Certificate
active
07825686
ABSTRACT:
The invention relates to a reconfigurable magnetic logic-circuit array having at least two magnetoresistive elements, each composed of at least two magnetic layers, which are separated from one another by an intermediate layer, in each instance, whereby one of the magnetic layers, as a reference layer, does not substantially change its magnetization under the influence of external magnetic fields, and the other magnetic layer, as a free layer, changes its magnetization perceptibly under the influence of external magnetic fields, and having at least one conductor for signal ports, with which conductor, when current is flowing, a first magnetic field can be generated that flips the magnetization of the free layers, and having a device for on-demand generation of a second variable magnetic field, which also influences the magnetoresistive elements. For this purpose, two such magnetoresistive elements are disposed adjacent to one another, whereby the magnetization of the two reference layers is oriented in opposite directions by means of preadjusted unidirectional anisotropy, and the magnetoresistive elements are interconnected with one another in such a manner that, as a result of the action of the first and second magnetic fields on the magnetoresistive elements, the switching behavior of all basic logic functions, especially the AND, OR, NAND, NOR, XOR or XNOR functions, can be induced on the basis of the resulting changes in the orientation of the magnetization of the free layers, and thus of the resistance of the magnetoresistive elements in the logic-circuit array.
REFERENCES:
patent: 6914807 (2005-07-01), Nakamura et al.
patent: 7755930 (2010-07-01), Kim et al.
patent: 2006/0164124 (2006-07-01), Koch et al.
patent: 2007/0290717 (2007-12-01), Bangert
patent: 100 53 206 (2002-01-01), None
patent: 101 13 787 (2002-09-01), None
patent: 102 55 857 (2004-07-01), None
International Search Report.
English translation of International Preliminary Report on Patentability and Written Opinion of the International Searching Authority, Feb. 2010.
Stuart S. P. Parkin et al., “Giant tunnelling magnetoresistance at room temperature with MgO (100) tunnel barriers,” in Nature Materials, 2004, vol. 3, pp. 862-867. (Spec, p. 14).
W. J. Gallagher and S. S. P. Parkin, “Development of the magnetic tunnel junction, MRAM at IBM: From first junctions to a 16-Mb MRAM demonstrator chip,” IBM Journal of Research and Development, vol. 50, No. 1, Jan. 2006, pp. 5-23A. (Spec, pp. 15 and 46).
R. Richter, L. Bär, J. Wecker and G. Reiss, “Nonvolatile field programmable spin-logic for reconfigurable computing,” Applied Physics Letters, vol. 80, No. 7, Feb. 2002, pp. 1291-1293. (Spec, p. 46).
D. Meyners, K. Rott, H. Brückl, G. Reiss and J. Wecker, “Submicron-sized magnetic tunnel junctions in field programmable logic gate arrays,” Journal of Applied Physics 99, (2006), pp. 023907-1 to 023907-4. (Spec, p. 46).
J. Hayakawa, S. Ikeda, Y. M. Lee, F. Matsukura and H. Ohno, “Effect of high annealing temperature on giant tunnel magnetoresistance ratio of CoFeB/MgO/CoFeB magnetic tunnel junctions,” Applied Physics Letters 89, (2006), pp. 232510-1 to 232510-3. (Spec, pp. 14 and 46).
Freescale Semiconductor, Data Sheet, 256K × 16-Bit 3.3-V Asynchronous Magnetoresistive RAM, MR2A16A, 2006, Document No. MR2A16A, Rev. 3, Jun. 2006, pp. 1-16, published at http://www.freescale.com. (Spec, p. 47).
V. Höink, M. D. Sacher, J. Schmalhorst, G. Reiss, D. Engel, D. Junk and A. Ehresmann, “Postannealing of magnetic tunnel junctions with ion-bombardment-modified exchange bias,” Applied Physics Letters 86, (2005), pp. 152102-1 to 152102-3. (Spec, p. 47).
Ehresmann Arno
Hoeink Volker
Meyners Dirk
Reiss Guenter
Schmalhorst Jan
Collard & Roe P.C.
Tran Anh Q
Universitaet Bielefeld
Universitaet Kassel
LandOfFree
Reconfigurable magnetic logic-circuit array and methods for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reconfigurable magnetic logic-circuit array and methods for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable magnetic logic-circuit array and methods for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4189899