Reconfigurable logic for a computer

Details Reconfigurable logic for a computer Reconfigurable logic for a computer

2000-02-15

2002-08-20

Smith, Matthew (Department: 2768)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

Reexamination Certificate

active

06438737

ABSTRACT:

BACKGROUND OF THE INVENTION
The present application relates to computing systems, and more particularly, but not exclusively, is directed to reconfigurable logic for accelerating performance of a computer. Additionally or alternatively, it is envisioned that the present invention may be directed to other applications and technologies.
Programmable Logic Devices (PLDs) have been developed to facilitate testing and modification of a digital logic design before committing it to mass production. Because these devices fill a unique gap between software data processing and dedicated hardware data processing, some have attempted to augment existing computer systems by installing an input/output (I/O) module with a software accessible programmable logic device. Typically, these modules support only one software application. Moreover, these I/O modules tend to communicate too slowly with the system processor to be of practical benefit for many implementations that would otherwise be desirable. Reference is made to U.S. Pat. Nos. 5,978,862 to Kou, et al.; 5,857,109 to Taylor; 5,692,159 to Shand; 5,535,342 to Taylor; and 5,036,473 to Butts et al. for more background information on these arrangements.
On another front, Field Programmable Gate Array (FPGA) integrated circuit development has begun to focus on single-chip, multiple context arrangements. U.S. Pat. Nos. 6,011,740 to Trimberger; 5,978,260 to Trimberger et al.; 5,956,518 to DeHon et al.; 5,915,123 to Mirsky et al.; 5,838,954 to Trimberger; 5,838,165 to Chatter; 5,646,545 to Trimberger et al.; and 5,600,263 to Trimberger et al. provide further information regarding these types of chips. Despite these efforts, challenges remain concerning how to implement these more complicated designs. These challenges are especially acute in relation to interfacing these complex devices with standard computing systems and management of the devices with such systems.
Thus, there is a need for further contributions in this area of technology.
SUMMARY OF THE INVENTION
One form of the present invention is a unique computing system. Other forms include unique systems and methods for reconfiguring programmable logic. Further forms include unique techniques for interfacing with a reconfigurable logic circuit. In still a further form, a unique apparatus with reconfigurable logic is provided. Yet other forms, embodiments, objects, advantages, benefits, features, and aspects of the present invention will become apparent from the detailed description and drawings contained herein.


REFERENCES:
patent: 5036473 (1991-07-01), Butts et al.
patent: 5230057 (1993-07-01), Shido et al.
patent: 5243238 (1993-09-01), Kean
patent: 5336950 (1994-08-01), Popli et al.
patent: 5535342 (1996-07-01), Taylor
patent: 5537654 (1996-07-01), Bedingfield et al.
patent: 5600263 (1997-02-01), Trimberger et al.
patent: 5600845 (1997-02-01), Gilson
patent: 5628028 (1997-05-01), Michelson
patent: 5646545 (1997-07-01), Trimberger et al.
patent: 5673198 (1997-09-01), Lawman et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5692159 (1997-11-01), Shand
patent: 5737766 (1998-04-01), Tan
patent: 5742180 (1998-04-01), DeHon et al.
patent: 5744980 (1998-04-01), McGowan et al.
patent: 5760607 (1998-06-01), Leeds et al.
patent: 5794164 (1998-08-01), Beckert et al.
patent: 5796977 (1998-08-01), Sarangdhar et al.
patent: 5801547 (1998-09-01), Kean
patent: 5808942 (1998-09-01), Sharpe-Geisler
patent: 5828229 (1998-10-01), Cliff et al.
patent: 5828858 (1998-10-01), Athanas et al.
patent: 5831448 (1998-11-01), Kean
patent: 5838165 (1998-11-01), Chatter
patent: 5838954 (1998-11-01), Trimberger
patent: 5857109 (1999-01-01), Taylor
patent: 5892962 (1999-04-01), Cloutier
patent: 5915123 (1999-06-01), Mirsky et al.
patent: 5933023 (1999-08-01), Young
patent: 5946219 (1999-08-01), Mason et al.
patent: 5956518 (1999-09-01), DeHon et al.
patent: 5970254 (1999-10-01), Cooke et al.
patent: 5970439 (1999-10-01), Levine et al.
patent: 5978260 (1999-11-01), Trimberger et al.
patent: 5978862 (1999-11-01), Kou et al.
patent: 6011740 (2000-01-01), Trimberger
patent: 6026230 (2000-02-01), Lin et al.
patent: 6026459 (2000-02-01), Huppenthal
patent: 6028445 (2000-02-01), Lawman
patent: 6052773 (2000-04-01), DeHon et al.
patent: 6064676 (2000-05-01), Slattery et al.
patent: 6076152 (2000-06-01), Huppenthal et al.
patent: 6127843 (2000-10-01), Agrawal et al.
patent: 6134516 (2000-10-01), Wang et al.
patent: 6150839 (2000-11-01), New
patent: 6172520 (2001-01-01), Lawman et al.
patent: 6172521 (2001-01-01), Motomura
patent: 6175247 (2001-01-01), Scalera et al.
patent: 6340897 (2001-01-01), Lytle et al.
patent: 6216191 (2001-04-01), Britton et al.
patent: 6219785 (2001-04-01), Smith
patent: 6230307 (2001-05-01), Davis et al.
patent: 6237054 (2001-05-01), Freitag, Jr.
patent: 6255849 (2001-07-01), Mohan
patent: 6259271 (2001-07-01), Couts-Martin et al.
patent: 6266760 (2001-07-01), DeHon et al.
patent: 6281703 (2001-08-01), Furuta et al.
patent: 6292021 (2001-09-01), Furtek et al.
patent: 6298319 (2001-10-01), Heile et al.
patent: 6308311 (2001-10-01), Carmichael et al.
patent: 6311149 (2001-10-01), Ryan et al.
patent: 6312381 (2001-11-01), Knell et al.
patent: 6321369 (2001-11-01), Heile et al.
patent: 6324672 (2001-11-01), Lawman et al.
patent: 6338112 (2002-01-01), Wipfel et al.
patent: 6339341 (2002-01-01), Fujii et al.
patent: 6339819 (2002-01-01), Huppenthal et al.
patent: 6356109 (2002-03-01), Furuta et al.
patent: 2001/0010057 (2001-07-01), Yamada
patent: 2001/0047465 (2001-11-01), Liu
M. Lehky et al., Reducing FPGA Design Modification Time, Proceeding of VHDL Users' Forum, pp. 143-149, Oct. 1997.*
I. Skliarova et al., Exploiting FPGA-based Architectures and Design Tools for Problems of Reconfigurable Computations, Integrated Circuits and Systems Design. Proceedings. pp. 347-352. Sep. 2000.*
Tom Shandley et al., Pentium Pro and Pentium II System Architecture, Second Edition, pp. 11-20, Feb., 1998.*
V. Sklyarov et al., Design of Virtual Digital Controllers Based on Dynamically Reconfigurable FPGAs, Proceedings of 24thEuromicro Conference, pp. 200-203, Aug. 1998.*
R.W Hartenstein et al.; “A General Approach in System Design Integrating Reconfigurable Accelerators”; International Conference on Innovative Systems in Silicon; Austin TX; 1996 Proceedings.*
Maya Gokhale, Bill Holmes and Kenlobt; “Processing in Memory:The Terasys Massively Parallel PIM Array”; Computer Innovative Technology for Computer Professionals; Maryland, Apr. 1995.*
Implementing PhotoShop™ Filters in Virtex™, Ludwig, Slous, Singh, Compaq Systems Research Center, Palo Alto, CA (Dated at least as early as Feb. 1, 2000).
Accelerating Adobe Photoshop with Reconfigurable Logic, Singh, Slous, Xilinx, Inc., San Jose, CA (Dated at least as early as Feb. 1, 2000).
Accelerating DTP with Reconfigurable Computing Engines, Macvicar and Singh, Dept. Computing Science, The University of Glasgow, UK (dated at least as early as Feb. 1, 2000).
Xilinx Online—Photoshop Internet Reconfigurable Logic (IRL) Reference Design, Website (dated as least as early as Feb. 1, 2000).
Xilinx Online—Virtex Series FPGAs, Website (dated as least as early as Feb. 1, 2000).
PCI Pamette V1, Compaq Digital Products and Services (dated at least as early as Feb. 1, 2000).
Figuring Out Reconfigurable Logic, EDN, Aug. 5, 1999.
A Family of Reconfigurable Computing Engines, Wildfire™, Jan., 1999.
Wildstar™, Virtex™—COTS High Speed DSP Board Performs 11.8 GFLOPS/Board VME64X, Compact PCI and PCI Buses, Annapolis Micro Systems, Inc. (dated at least as early as Jan. 2000).
BlueICE SDI Video, Integrated Computing Engines, Inc. (dated at least as early as Feb. 1, 2000).
M.I.T. Transit Project, Transit Note #95, Unifying FPGAs and SIMD Arrays, Bolotski, DeHon, Knight, Jr., Sep. 1993.
M.I.T. Transit Project, Transit Note #100, DPGA-Coupled Microprocessors: Commodity ICs for the Early 21stCentury, Andre DeHon, Jan., 1994.
Steven Casselman, “Virtual Computing and The Virtual Computer,” Virtual Computer Corporation, Reseda, CA. (1993).
Mike Thornburg and Steven Casselman, “Transfor

Affiliated with

Also associated with

Rating

Reconfigurable logic for a computer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reconfigurable logic for a computer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable logic for a computer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2920164