Reconfigurable circuit with redundant reconfigurable cluster(s)

Details Reconfigurable circuit with redundant reconfigurable cluster(s) Reconfigurable circuit with redundant reconfigurable cluster(s)

2011-08-30

2011-08-30

Duncan, Marc (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S030000, C714S733000

Reexamination Certificate

active

08010826

ABSTRACT:
Reconfigurable circuits, methods, and systems with reconfigurable interconnect devices, clusters of reconfigurable logic devices, and a programming interface configured to receive configuration data to configure a first combination of the reconfigurable interconnect and logic devices to implement a circuit, and to remap a portion of the received configuration data, corresponding to a defective cluster, from the defective cluster to another non-defective cluster of the plurality of clusters to configure a second combination of the reconfigurable interconnect and logic devices to implement the circuit.

REFERENCES:
patent: 4020469 (1977-04-01), Manning
patent: 4642487 (1987-02-01), Carter
patent: 4700187 (1987-10-01), Furtek
patent: 4870302 (1989-09-01), Freeman
patent: 4918440 (1990-04-01), Furtek
patent: 5208491 (1993-05-01), Ebeling et al.
patent: RE34363 (1993-08-01), Freeman
patent: 5255203 (1993-10-01), Agrawal et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5396126 (1995-03-01), Britton et al.
patent: 5430734 (1995-07-01), Gilson
patent: 5455525 (1995-10-01), Ho et al.
patent: 5457410 (1995-10-01), Ting
patent: 5498975 (1996-03-01), Cliff et al.
patent: 5519629 (1996-05-01), Snider
patent: 5574388 (1996-11-01), Barbier et al.
patent: 5594363 (1997-01-01), Freeman et al.
patent: 5640327 (1997-06-01), Ting
patent: 5648911 (1997-07-01), Grodstein et al.
patent: 5742181 (1998-04-01), Rush
patent: 5777887 (1998-07-01), Marple et al.
patent: 5796268 (1998-08-01), Kaplinsky
patent: 5825203 (1998-10-01), Kusunoki et al.
patent: 5939930 (1999-08-01), Young
patent: 5991517 (1999-11-01), Harari et al.
patent: 6034536 (2000-03-01), McClintock et al.
patent: 6088526 (2000-07-01), Ting et al.
patent: 6137308 (2000-10-01), Nayak
patent: 6148390 (2000-11-01), MacArthur et al.
patent: 6166559 (2000-12-01), McClintock et al.
patent: 6167558 (2000-12-01), Trimberger
patent: 6201404 (2001-03-01), Reddy et al.
patent: 6204688 (2001-03-01), Cliff et al.
patent: 6215326 (2001-04-01), Jefferson et al.
patent: 6218859 (2001-04-01), Pedersen et al.
patent: 6259272 (2001-07-01), Cliff et al.
patent: 6289494 (2001-09-01), Sample
patent: 6294928 (2001-09-01), Lytle et al.
patent: 6344755 (2002-02-01), Reddy et al.
patent: 6347378 (2002-02-01), MacArthur et al.
patent: 6976198 (2005-12-01), Vaida
patent: 7205785 (2007-04-01), Carlson
patent: 7251804 (2007-07-01), Trimberger
patent: 7277346 (2007-10-01), Rahim et al.
patent: 2002/0031025 (2002-03-01), Shimano et al.
patent: 2002/0113619 (2002-08-01), Wong
patent: 2660510 (1991-10-01), None
Demjanenko, M. et al., “Dynamic Techniques for Yield Enhancement of Field Programmable Logic Arrays,” IEEE International Test Conference, Sep. 1988, pp. 485-491.
Wey, C.L. et al., “Design of Repairable and Fully Testable Folded PLAs,” IEEE Conference on Computer Design: VLSI in Computers and Processors, Sep. 1990, pp. 112-116.
Xilinx, Inc. “Virtex 2.5 V Field programmable Gate Arrays,” Product Specification DS003-2 (v2.6), Jul. 19, 2001, 20 pages.
Xilinx, Inc. “XC4000E and XC4000X Series Field Programmable Gate Arrays,” Product Specification (v1.6), May 14, 1999, 70 pages.
Xilinx, Inc. “XC3000 Series Field Programmable Gate Arrays (XC2000A/L, XC300A/L)” Product Specification v3.1, Nov. 9, 1998, 78 pages.
Amerson, R. et al. “Plasma: An FPGA for Million Gate Systems” Proceedings of the 1996 ACM Fourth International Symposium on Field-Programmable Gate Arrays, Feb. 1996, 7 pages.
Hill, D. et al. “Preliminary Description of Tabula Rasa, an Electrically Reconfigurable Hardware Engine,” IEEE International Conference on Computer Design: VLSI in Computers and Processors, Sep. 1990, pp. 391-395.
Rose, J. et al. “Architecture of Field-Programmable Gate Arrays: The Effect of Logic Block Functionality on Area Efficiency” IEEE Journal of Solid-State Circuits, Oct. 1990, pp. 1217-1225, vol. 25, No. 5.
Chow, P. et al. “The Design of an SRAM-Based Field-Programmable Gate Array—Part I: Architecture,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Jun. 1999, pp. 191-197, vol. 7, No. 2.
Chow, P. et al. “The Design of an SRAM-Based Field-Programmable Gate Array—Part II: Circuit Design and Layout,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Sep. 1999, pp. 321-330, vol. 7, No. 3.
Hanchek, F. et al., “Node-Covering Based Defect and Fault Tolerance Methods for Increased Yield in FPGAs*,” 9th International Conference on VLSI Design, Jan. 1996, pp. 225-229.
Doumar, A. et al., “Design of an Automatic Testing for FPGAs,” Proceedings of the 1999 IEEE European Test Workshop, May 1999, pp. 152-157.
International Search Report and Written Opinion, issued in International Patent Application No. PCT/EP2006/008820, mailed Dec. 14, 2006, 10 pages.

Affiliated with

Also associated with

Rating

Reconfigurable circuit with redundant reconfigurable cluster(s) does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reconfigurable circuit with redundant reconfigurable cluster(s), we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable circuit with redundant reconfigurable cluster(s) will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2762367