Reconfigurable cache controller for nonuniform memory access...

Details Reconfigurable cache controller for nonuniform memory access... Reconfigurable cache controller for nonuniform memory access...

2005-11-01

2005-11-01

Bataille, Pierre-Michel (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S128000

Reexamination Certificate

active

06961821

ABSTRACT:
A method and structure for replacing cache lines in a computer system having a set associative cache memory is disclosed. The method establishes ranking guidelines utilizing a writable cache replacement control array, wherein the guidelines can be dynamically changed by writing data to the cache replacement control array. The invention ranks states of different cache lines according to the ranking guidelines and replaces, upon a cache miss, a cache line having a highest rank of the rankings.

REFERENCES:
patent: 5924116 (1999-07-01), Aggarwal et al.
patent: 6272598 (2001-08-01), Arlitt et al.
patent: 6317778 (2001-11-01), Dias et al.
patent: 6360298 (2002-03-01), Osanai et al.
patent: 6591347 (2003-07-01), Tischler et al.
patent: 6640286 (2003-10-01), Kawamoto et al.
patent: 6738865 (2004-05-01), Burton et al.
patent: WO 200219115 (2002-03-01), None
Dar et al., “Semantic Data Caching and Replacement” Proceeding of the 22nd VLDB conf., 1996. , pp. 330-332.
P.A. Franaszek et al., “Algorithms and Data Structures For Compressed Memory Machines”, IBM J. Res. & Dev. vol. 45, No. 2, Mar. 2001, pp. 245-258.
P.A. Franaszek et al., “On Internal Organization In Compressed Random-Access Memoriess”, IBM J. Res. & Dev. vol. 45, No. 2, Mar. 2001, pp. 259-270.
P.A. Franaszek et al., “IBM Memory Expansion Technology (MXT)”, IBM J. Res. & Dev. vol. 45, No. 2, Mar. 2001, pp. 271-285.
Victor Delaluz et al., “Hardware and Software Techniques for Controlling DRAM Power Modes”, IEEE Transactions on Computers, vol. 50, No. 11, Nov. 2001, pp. 1154-1173.

Affiliated with

Also associated with

Rating

Reconfigurable cache controller for nonuniform memory access... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reconfigurable cache controller for nonuniform memory access..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable cache controller for nonuniform memory access... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3514445