Error detection/correction and fault detection/recovery – Pulse or data error handling – Data formatting to improve error detection correction...
Reexamination Certificate
2011-01-18
2011-01-18
Lamarre, Guy J (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Data formatting to improve error detection correction...
C714S728000, C341S157000, C341S159000, C331S017000, C327S156000
Reexamination Certificate
active
07873881
ABSTRACT:
A reconfigurable bit-manipulation node is disclosed. The node includes an execution unit configured to perform a number of bit-oriented functions and a control unit configured to control the execution unit to allow one of the bit-oriented functions to be performed. The execution unit includes a number of elements interconnected with one another to allow the bit-oriented functions to be performed. The elements include a programmable butterfly unit, a number of non-programmable butterfly units, a number of data path elements, a look-up table memory, and a reorder memory. The execution unit is capable of engaging in one of a number of operating modes to perform the bit-oriented functions. The operating modes include a programmable mode and a number of fixed operating modes including Viterbi decoding, turbo decoding and variable length encoding and decoding. The data path elements include a programmable shifter and a programmable combiner.
REFERENCES:
patent: 4380046 (1983-04-01), Frosch et al.
patent: 4473885 (1984-09-01), Kamimaru et al.
patent: 4475208 (1984-10-01), Ricketts
patent: 5262974 (1993-11-01), Hausman et al.
patent: 5661763 (1997-08-01), Sands
patent: 5784636 (1998-07-01), Rupp
patent: 5949263 (1999-09-01), Marie
patent: 6202189 (2001-03-01), Hinedi et al.
patent: 6477673 (2002-11-01), Ferrant et al.
patent: 6493285 (2002-12-01), Wolford
patent: 6986142 (2006-01-01), Ehlig et al.
patent: 2003/0105790 (2003-06-01), Stein et al.
patent: 2003/0122697 (2003-07-01), Schooler et al.
Bannatyne, R., “Migrating from 8- to 16-bit processors”, Transp. Syst. Group, Motorola Inc., USA, Northcon/98 Conference Proceedings, Oct. 21-23, 1998, pp. 150-158.
Box Brian
Rudosky John M.
Scheuermann Walter James
Lamarre Guy J
Nvidia Corporation
Patterson & Sheridan LLP
LandOfFree
Reconfigurable bit-manipulation node does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reconfigurable bit-manipulation node, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable bit-manipulation node will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2645704