Reconfigurable architecture for logic test system

Details Reconfigurable architecture for logic test system Reconfigurable architecture for logic test system

1989-06-22

1991-06-18

Wieder, Kenneth

Electricity: measuring and testing

Plural, automatically sequential tests

324158R, 371 221, 371 251, 371 151, G01R 3128, G01R 3102

Patent

active

050252054

ABSTRACT:
A reconfigurable resource architecture enhances a test system's utilization by allowing product-mix dependent allocation of test system resources. The test system resources can be configured to test several device types with different pin counts simultaneously. The configuration can be changed to accommodate various product mixes based on pin count.

REFERENCES:
patent: 3636450 (1972-01-01), Griffin
patent: 3673397 (1972-06-01), Schaefer
patent: 3764995 (1973-10-01), Helf, Jr. et al.
patent: 4397021 (1963-08-01), Lloyd et al.
patent: 4402055 (1983-08-01), Lloyd et al.
patent: 4760330 (1988-07-01), Lias, Jr.
patent: 4810958 (1989-03-01), Mogi et al.
patent: 4816750 (1989-03-01), Van der Kloot et al.
patent: 4929888 (1990-05-01), Yoshida

Affiliated with

Also associated with

Rating

Reconfigurable architecture for logic test system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reconfigurable architecture for logic test system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable architecture for logic test system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-147351