Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-10-24
2006-10-24
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S795000, C714S755000, C375S265000, C375S262000
Reexamination Certificate
active
07127664
ABSTRACT:
The present invention discloses a single unified decoder for performing both convolutional decoding and turbo decoding in the one architecture. The unified decoder can be partitioned dynamically to perform required decoding operations on varying numbers of data streams at different throughput rates. It also supports simultaneous decoding of voice (convolutional decoding) and data (turbo decoding) streams. This invention forms the basis of a decoder that can decode all of the standards for TDMA, IS-95, GSM, GPRS, EDGE, UMTS, and CDMA2000. Processors are stacked together and interconnected so that they can perform separately as separate decoders or in harmony as a single high speed decoder. The unified decoder architecture can support multiple data streams and multiple voice streams simultaneously. Furthermore, the decoder can be dynamically partitioned as required to decode voice streams for different standards.
REFERENCES:
patent: 5068859 (1991-11-01), Collins et al.
patent: 5327440 (1994-07-01), Fredrickson et al.
patent: 5930298 (1999-07-01), Choi
patent: 5933462 (1999-08-01), Viterbi et al.
patent: 5995562 (1999-11-01), Koizumi
patent: 6115436 (2000-09-01), Ramesh et al.
patent: 6400290 (2002-06-01), Langhammer et al.
patent: 6539367 (2003-03-01), Blanksby et al.
patent: 6571366 (2003-05-01), Doetsch et al.
patent: 6665357 (2003-12-01), Somayazulu
patent: 6690737 (2004-02-01), Kim
patent: 6782060 (2004-08-01), Hartmann et al.
patent: 0 963 048 (1999-12-01), None
patent: 2 357 938 (2001-07-01), None
patent: WO 99/52216 (1999-10-01), None
patent: WO 00/38366 (2000-06-01), None
patent: WO 01/26527 (2001-04-01), None
S. S. Pietrobon, “Implementation and Performance Of A Turbo/Map Decoder”, John Wiley and Sons, US, XP-000856961, vol. 16, No. 1, 1998, pp. 23-46.
European Search Report.
Bickerstaff Mark Andrew
Nicol Christopher J.
Xu Bing
Yan Ran-Hong
Abraham Esaw
De'cady Albert
Lucent Technologies - Inc.
LandOfFree
Reconfigurable architecture for decoding telecommunications... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reconfigurable architecture for decoding telecommunications..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable architecture for decoding telecommunications... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3699935