Recirculating loop memory array having a shift register buffer f

Details Recirculating loop memory array having a shift register buffer f Recirculating loop memory array having a shift register buffer f

1980-09-30

1983-06-14

Hecker, Stuart N.

Static information storage and retrieval

Recirculation stores

Plural paths

365221, 365238, G11C 700, G11C 800

Patent

active

043887015

ABSTRACT:
A recirculating loop memory array is disclosed adapted for the parallel as well as serial fetching and storing of data while requiring only a single input and single output data terminal. Each loop of the array is provided with a shift register stage for parallel data accessing. A particular recirculating bit in all of the loops can be fetched in parallel into their respective shift register stages and, conversely, the bits stored in the shift register stages can be loaded in parallel into predetermined recirculating bits of their respective loops. The shift register is operated at high speed so that it may be completely loaded or unloaded during the interval between successive steppings of the loops.

REFERENCES:
patent: 3760382 (1973-09-01), Itoh
patent: 3761695 (1973-09-01), Eichelberger
patent: 3783254 (1974-01-01), Eichelberger
patent: 3784907 (1974-01-01), Eichelberger
patent: 4128879 (1978-12-01), Gardner
patent: 4321694 (1982-03-01), Panigrahi et al.

Affiliated with

Also associated with

Rating

Recirculating loop memory array having a shift register buffer f does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Recirculating loop memory array having a shift register buffer f, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Recirculating loop memory array having a shift register buffer f will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-167582