Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Reexamination Certificate
2006-07-18
2006-07-18
Peyton, Tammara (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
C710S031000, C710S033000, C710S034000, C710S036000, C710S057000, C711S100000, C711S112000, C711S117000, C711S168000, C714S025000, C714S100000, C348S390100, C348S505000
Reexamination Certificate
active
07080169
ABSTRACT:
A FIFO memory receives data transfer requests before data is stored in the FIFO memory. Multiple concurrent data transfers, delivered to the FIFO memory as interleaved multiple concurrent transactions, can be accommodated by the FIFO memory (i.e., multiplexing between different sources that transmit in distributed bursts). The transfer length requirements associated with the ongoing data transfers are tracked, along with the total available space in the FIFO memory. A programmable buffer zone also can be included in the FIFO memory for additional overflow protection and/or to enable dynamic sizing of FIFO depth.
REFERENCES:
patent: 4703340 (1987-10-01), Balaban et al.
patent: 5121479 (1992-06-01), O'Brien
patent: 5450546 (1995-09-01), Krakirian
patent: 5504899 (1996-04-01), Raz
patent: 5513126 (1996-04-01), Harkins et al.
patent: 5561823 (1996-10-01), Anderson
patent: 5564026 (1996-10-01), Amini et al.
patent: 5675383 (1997-10-01), Yagasaki et al.
patent: 5761444 (1998-06-01), Ajanovic et al.
patent: 5870567 (1999-02-01), Hausauer et al.
patent: 5975383 (1999-11-01), Cavender et al.
patent: 6029226 (2000-02-01), Ellis et al.
patent: 6044368 (2000-03-01), Powers
patent: 6101575 (2000-08-01), Simms et al.
patent: 6263410 (2001-07-01), Kao et al.
patent: 6360300 (2002-03-01), Corcoran et al.
patent: 6397287 (2002-05-01), Brown et al.
patent: 6470463 (2002-10-01), Chen et al.
patent: 6622206 (2003-09-01), Kanamaru et al.
patent: 6690523 (2004-02-01), Nguyen et al.
“SANPower I Solutions,” www.bellmicro.com/SANPower/sanpowerI/product—showcase.htm, Feb. 25, 2002.
“The Critical Role of a Host Bus Adaptor (HBA in Storage Area Networks,” Emulex Technology Brief, Apr. , 2001.
“Storage Area Networking with Fibre Channel,” www.emulex.com/products/white/fc/san.html, Feb. 25, 2002.
“Single Server Storage Configuration,” www.emulex.com/intel/l—ibod.html, Feb. 25, 2002.
Ajay V. Bhatt, “Creating a Third Generation I/O Interconnect”.
“How IDE Controllers Work,” www.howstuffworks.com/ide2.htm, Apr. 10, 2002.
“Comparative I/O Positioning,” Mellanox Technologies, www.mellanox.com/products.
“iSCSI Storage over IP,” IBM.com/storage.
“How PCI Works,” www.howstuffworks.com/pci1.htm, Apr. 10, 2002.
“PCI-X Addendum to the PCI Local Bus Specification,” PCI Special Interest Group, Jul. 24, 2000.
Emulex Product Reference Guide, Jun. 2002, Costa Mesa, CA.
Emulex Web Page: “GN9000/V 1 Gb/s VI/IP © PCI Host Bus Adapter” Features and Description, 2001.
Emulex Web Page: Press Release—“Emulex HBA Selected by Network Appliance For First DAFS-Based Database Storage Solution,” Apr. 3, 2002, Costa Mesa, CA.
Henson Karl M.
Tang John
Xue Jean
Emulex Design & Manufacturing Corporation
Morrison & Foerster / LLP
Peyton Tammara
LandOfFree
Receiving data from interleaved multiple concurrent... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Receiving data from interleaved multiple concurrent..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Receiving data from interleaved multiple concurrent... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3543056