Receiver to match delay for single ended and differential...

Details Receiver to match delay for single ended and differential... Receiver to match delay for single ended and differential...

2011-06-14

2011-06-14

Tran, Anh Q (Department: 2819)

Electronic digital logic circuitry

Interface

Current driving

C326S090000, C326S082000, C326S083000

Reexamination Certificate

active

07961007

ABSTRACT:
In one embodiment, a receiver circuit is provide that may receive either a differential input or a single-ended input corresponding to an interface. The receiver circuit may include at least two current sources to control a gain of an amplification stage in the receiver. If the receiver circuit is receiving a differential input, one of the current sources may be used. If the receiver circuit is receiving a single-ended input, both of the current sources may be used. A larger gain may thus be provided for the single-ended input as compared to the differential input.

REFERENCES:
patent: 5243623 (1993-09-01), Murdock
patent: 5736871 (1998-04-01), Goto
patent: 7030665 (2006-04-01), Takeuchi
patent: 7091741 (2006-08-01), Kim
patent: 7127003 (2006-10-01), Rajan et al.
patent: 7514968 (2009-04-01), Lai et al.
patent: 7639167 (2009-12-01), Tsuchi
patent: 2005/0046472 (2005-03-01), Kim
patent: 2007/0079147 (2007-04-01), Pyeon et al.
International Search Report for PCT/US2010/031629 mailed on Oct. 15, 2010, 10 pages.

Affiliated with

Also associated with

Rating

Receiver to match delay for single ended and differential... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Receiver to match delay for single ended and differential..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Receiver to match delay for single ended and differential... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2710867