Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-04-03
2007-04-03
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
11089576
ABSTRACT:
A circuit and method for receiving data signals over a data signal line are disclosed. In one embodiment, a receiver circuit is provided for receiving data signals transmitted over a signal line. The receiver circuit comprises an inverter circuit having an input that forms an input of the receiver circuit and an output coupled to an internal node, an output circuit having an input coupled to the internal node and an output that provides an output of the receiver circuit, and a charge adding circuit that provides at least a portion of a temporary logic transition at the input of the receiver circuit, induced by a logic transition on an adjacent signal line, to the internal node to mitigate erroneous logic transitions associated with the receiver circuit.
REFERENCES:
patent: 5568395 (1996-10-01), Huang
patent: 5900766 (1999-05-01), Naffziger et al.
patent: 6201420 (2001-03-01), Harvey
patent: 6480987 (2002-11-01), McBride
patent: 6532574 (2003-03-01), Durham et al.
patent: 6675118 (2004-01-01), Wanek et al.
M. Roca, E. Isern, F. Moll; “Line Geometry Implications On Crosstalk Noise Minimization”; 4 pages, no date.
Fetzer Eric S.
Wang Lei
Hewlett--Packard Development Company, L.P.
Siek Vuthe
LandOfFree
Receiver and method for mitigating temporary logic transitions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Receiver and method for mitigating temporary logic transitions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Receiver and method for mitigating temporary logic transitions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3746391