Static information storage and retrieval – Read/write circuit – Signals
Patent
1992-11-24
1995-04-11
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Signals
365104, 36518905, 3652257, 3652335, 365236, 365194, 365196, 365228, 235382, G11C 700
Patent
active
054065194
ABSTRACT:
A security read only memory(ROM) device for maintaining security of data therein is provided. The ROM device comprises a security memory cell array 11 including a storage cell array for storing user program data and a security code cell array for storing security code data, and a control section 14 for providing a signal depending on the comparison result from the comparison section 11 so that if the external input data are equal to security code data in all addresses, the data stored in the storage cell array can be read during power-on and if not, regardless of power-on-on/off states, the data stored in the storage cell array can not be read. The ROM device also comprises an address pattern recognition section 15, responsive to a clock signal from the control section 14, address signals from row and column address buffers 1 and 2 and the reset signal from the pulse generator 13, for providing a code compare enable signal (CCES) depending on the input address signals to the control section, so that the control section 14 and the comparison section 12 can be operated after a predetermined address pattern.
REFERENCES:
patent: 4268911 (1981-05-01), Bell
patent: 4446475 (1984-05-01), Gercekci et al.
patent: 4590552 (1986-05-01), Guttag et al.
patent: 4593384 (1986-06-01), Kleijne
patent: 4698750 (1987-10-01), Wilkie et al.
patent: 4734568 (1988-03-01), Watanabe
patent: 4812675 (1989-03-01), Goetting
patent: 4819202 (1989-04-01), Schrenk
patent: 4819204 (1989-04-01), Schrenk
patent: 4821240 (1989-04-01), Nakamura et al.
patent: 4852044 (1989-07-01), Turner et al.
patent: 4864542 (1989-09-01), Oshima et al.
patent: 4926388 (1990-05-01), Kunita et al.
patent: 4933898 (1990-06-01), Gilberg et al.
patent: 4958323 (1990-09-01), Sugawara et al.
patent: 4975870 (1990-12-01), Knicely et al.
patent: 5083293 (1992-01-01), Gilberg et al.
patent: 5097445 (1992-03-01), Yamauchi
patent: 5173876 (1992-12-01), Kawashima et al.
patent: 5175840 (1992-12-01), Sawase et al.
patent: 5206938 (1993-04-01), Fujioka
patent: 5216633 (1993-06-01), Weon et al.
patent: 5237531 (1993-08-01), Okano et al.
patent: 5237609 (1993-08-01), Kimura
patent: 5293610 (1994-03-01), Schwarz
Hyundai Electronics Industries Co,. Ltd.
Popek Joseph A.
Tran Andrew Q.
LandOfFree
Real-only memory device incorporating storage memory array and s does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Real-only memory device incorporating storage memory array and s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Real-only memory device incorporating storage memory array and s will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1543469