Reading and writing data to a memory cell in one clock cycle

Details Reading and writing data to a memory cell in one clock cycle Reading and writing data to a memory cell in one clock cycle

2007-08-31

2010-11-23

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Addressing

Multiple port access

C365S203000, C365S189160

Reexamination Certificate

active

07839713

ABSTRACT:
A memory circuit, where data is read from and written to the memory cell in one clock cycle via a port without pre-charging the port between reading data from and writing data to the memory cell via the port in the one clock cycle, is described. In one aspect, an embodiment of the present invention provides a memory circuit with a write control switch that has a voltage drop of substantially zero volts. In another aspect, an embodiment of the present invention provides a memory circuit with a write driver that uses a complementary metal oxide semiconductor (“CMOS”) inverter whose P-channel MOS (“PMOS”) transistor size is approximately 0.5 times its N-channel MOS (“NMOS”) transistor size. In yet another aspect, an embodiment of the present invention provides a memory circuit with a latch-type read sense amplifier.

REFERENCES:
patent: 6665209 (2003-12-01), Osada et al.
patent: 7372753 (2008-05-01), Rinerson et al.
U.S. Appl. No. 11/506,254, filed Aug. 18, 2006, Yu et al.
U.S. Appl. No. 11/668,347, filed Jan. 29, 2007, Chou et al.

Affiliated with

Also associated with

Rating

Reading and writing data to a memory cell in one clock cycle does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reading and writing data to a memory cell in one clock cycle, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reading and writing data to a memory cell in one clock cycle will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4177065