Static information storage and retrieval – Read/write circuit
Patent
1994-09-09
1996-04-16
Lane, Jack A.
Static information storage and retrieval
Read/write circuit
365149, 365207, 365210, 36518906, G11C 700, G11C 1124
Patent
active
055089607
ABSTRACT:
A read/write memory is disclosed, which has the capability of writing the same data state to multiple memory cells in a selected row in a single cycle. The invention is incorporated into the memory by a capacitor which is selectively connected to one of the bit lines received by each sense amplifier to override the sensing operation, thereby setting the polarity of the sensed differential voltage to a predetermined state. The restoring operation of the sense amplifier restores the sensed data state into the selected memory cell, completing the write. The capacitor may be connectable to multiple bit lines, for efficiency of design. Each capacitor has sufficient capacitance to fully discharge a stored "1" value plus the dummy capacitor charge, for each of the bit lines to which it will be connected. Logic is incorporated into the memory to receive the data state to be written, and to receive the least significant bit of the row address. The logic connects the capacitor to the bit line to which the storage cell is connected in order to write a "0" state (the capacitor being precharged to ground), and connects the capacitor to the bit line to which the dummy cell is connected in order to write a "1" state. For a multiple input/output memory, a write mask may be included to inhibit the writing by the capacitor for selected arrays of the memory. A data input register may also be provided for storing the data to be written for multiple write cycles.
REFERENCES:
patent: 3354440 (1967-11-01), Farber et al.
patent: 3548386 (1970-12-01), Bidwell et al.
patent: 3609702 (1971-09-01), Gardner
patent: 4788668 (1988-11-01), Okada
patent: 4809225 (1989-02-01), Dimmier et al.
patent: 4858180 (1989-08-01), Murdouh
patent: 4930104 (1990-05-01), Nakagawa et al.
Donaldson Richard L.
Heiting Leo N.
Holloway William W.
Lane Jack A.
Texas Instruments Incorporated
LandOfFree
Read/write memory with selective row write capability does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Read/write memory with selective row write capability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Read/write memory with selective row write capability will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-330726