Read, write and erase circuit for programmable memory devices

Details Read, write and erase circuit for programmable memory devices Read, write and erase circuit for programmable memory devices

2008-04-15

2008-04-15

Tran, Michael T (Department: 2827)

Static information storage and retrieval

Systems using particular element

Amorphous

C365S203000

Reexamination Certificate

active

07359236

ABSTRACT:
A circuit for writing, reading, and erasing a programmable device is disclosed. The programmable device includes an ion conductor and a plurality of electrodes. Electrical properties of the device are altered by applying a sufficient bias across the electrode to form a conductive region within the ion conductor. The circuit can be used to program and read multiple bits within a single programmable device.

REFERENCES:
patent: 5818759 (1998-10-01), Kobayashi
patent: 6847544 (2005-01-01), Smith et al.
patent: 7035137 (2006-04-01), Iwata et al.
patent: 7187576 (2007-03-01), Braun et al.
patent: 2005/0285096 (2005-12-01), Kozicki
patent: 2007/0008786 (2007-01-01), Scheuerlein

Affiliated with

Also associated with

Rating

Read, write and erase circuit for programmable memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Read, write and erase circuit for programmable memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Read, write and erase circuit for programmable memory devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2778224