Read-while-write flash memory devices having local row...

Details Read-while-write flash memory devices having local row... Read-while-write flash memory devices having local row...

2006-07-18

2006-07-18

Lam, David (Department: 2827)

Static information storage and retrieval

Floating gate

Particular connection

C365S185110, C365S230060, C365S189011

Reexamination Certificate

active

07079417

ABSTRACT:
A flash memory device can include a local row decoder circuit that is configured to drive word lines coupled to a bank of a flash memory responsive to separate read and write control signals provided thereto from outside the local row decoder circuit. Multiple local row decoder circuits can, therefore, be controlled by a single global row decoder circuit that provides the separate read and write control signals to each of the local row decoder circuits. By locating the combinatorial logic circuits used for decoding addresses in the global row decoder circuit, rather than in the local row decoder circuits, the local row decoder circuits may have reduced size, thereby allowing further reductions in the size of the flash memory device. For example, in some embodiments according to the invention, a NAND logic circuit used for address decoding is located in the global row decoder circuit, thereby allowing the area allocated to the local row decoder circuit to be reduced. Furthermore, because the may be many local row decoder circuits implemented in the flash memory device, the total size of the flash memory may be reduced.

REFERENCES:
patent: 4620299 (1986-10-01), Remington et al.
patent: 4661724 (1987-04-01), Remington et al.
patent: 4788457 (1988-11-01), Mashiko et al.
patent: 4932000 (1990-06-01), Kodama et al.
patent: 5077495 (1991-12-01), Torimaru et al.
patent: 5187394 (1993-02-01), Hoshizaki et al.
patent: 5265062 (1993-11-01), Lee
patent: 5297088 (1994-03-01), Yamaguchi
patent: 5347493 (1994-09-01), Pascucci
patent: 5365479 (1994-11-01), Hoang et al.
patent: 5392253 (1995-02-01), Atsumi et al.
patent: 5394375 (1995-02-01), Iwashita
patent: 5461587 (1995-10-01), Oh
patent: 5513146 (1996-04-01), Atsumi et al.
patent: 5563842 (1996-10-01), Challa
patent: 5615164 (1997-03-01), Kirihata et al.
patent: 5668485 (1997-09-01), Rountree
patent: 5680349 (1997-10-01), Atsumi et al.
patent: 5696721 (1997-12-01), McAdams et al.
patent: 5719818 (1998-02-01), Tovim et al.
patent: 5777926 (1998-07-01), Trinh et al.
patent: 5796656 (1998-08-01), Kowshik et al.
patent: 5808482 (1998-09-01), Rountree
patent: 5812459 (1998-09-01), Atsumi et al.
patent: 5886923 (1999-03-01), Hung
patent: 5896345 (1999-04-01), Sohn
patent: 5898606 (1999-04-01), Kobayashi et al.
patent: 5912857 (1999-06-01), Kim et al.
patent: 5933388 (1999-08-01), Choi
patent: 5949735 (1999-09-01), Jeong
patent: 5991198 (1999-11-01), Song et al.
patent: 5999479 (1999-12-01), Park et al.
patent: 6041014 (2000-03-01), Atsumi et al.
patent: 6044020 (2000-03-01), Chung et al.
patent: 6055203 (2000-04-01), Agarwal et al.
patent: 6064623 (2000-05-01), Ha
patent: 6069837 (2000-05-01), Micheloni et al.
patent: 6088267 (2000-07-01), Atsumi et al.
patent: 6111795 (2000-08-01), Takita et al.
patent: 6118726 (2000-09-01), Ji et al.
patent: 6122200 (2000-09-01), Campardo et al.
patent: 6166987 (2000-12-01), Atsumi et al.
patent: 6198686 (2001-03-01), Takita et al.
patent: 6226218 (2001-05-01), Kim
patent: 6233198 (2001-05-01), Choi
patent: 6278297 (2001-08-01), DeSoto et al.
patent: 6285360 (2001-09-01), Li
patent: 6356481 (2002-03-01), Micheloni et al.
patent: 6426655 (2002-07-01), DeSoto et al.
patent: 6426914 (2002-07-01), Dennard et al.
patent: 6507508 (2003-01-01), Hosono et al.
patent: 6772273 (2004-08-01), Tedrow et al.
patent: 2002/0031038 (2002-03-01), Yasuhiko et al.
patent: 2002/0067639 (2002-06-01), Byeon et al.
patent: WO 02/03388 (2002-01-01), None
Atsumi et al. “A 3.3 V-only 16Mb Flash Memory with Row-Decoding Scheme”IEEE Solid-State Circuits Conference Digest of Technical Paperspp. 42-43 (1996).
European Search Report for European Application No. 03 01 7907 mailed on Dec. 20, 2005.

Affiliated with

Also associated with

Rating

Read-while-write flash memory devices having local row... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Read-while-write flash memory devices having local row..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Read-while-write flash memory devices having local row... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3531115