Read strobe feedback in a memory system

Details Read strobe feedback in a memory system Read strobe feedback in a memory system

2011-03-01

2011-03-01

Le, Vu A (Department: 2824)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07900162

ABSTRACT:
A controller circuit is coupled to a memory device over a data/IO bus and a control bus. The controller circuit generates a read enable signal that is transmitted to the memory device to instruct the memory device to drive data onto the data/IO bus. The read enable signal is fed back to the controller circuit that then uses the fed back signal to read the data from the data/IO bus.

REFERENCES:
patent: 6456544 (2002-09-01), Zumkehr
patent: 6745275 (2004-06-01), Chang
patent: 6788566 (2004-09-01), Bhavnagarwala et al.
patent: 6815525 (2004-11-01), DeBruin
patent: 6957399 (2005-10-01), Emberling et al.
patent: 7394721 (2008-07-01), Vemula

Affiliated with

Also associated with

Rating

Read strobe feedback in a memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Read strobe feedback in a memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Read strobe feedback in a memory system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2621525