Read-only memory and operational control method thereof

Details Read-only memory and operational control method thereof Read-only memory and operational control method thereof

2005-11-29

2008-10-21

Trimmings, John P (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Memory testing

C714S733000, C714S734000, C714S732000, C714S736000, C714S005110, C365S201000

Reexamination Certificate

active

07441165

ABSTRACT:
A read-only memory (ROM) and a related method for controlling operations of the ROM are disclosed. A built-in self-test (BIST) circuit of the ROM verifies system data stored in a system area of a plurality of memory cells of the ROM according to verification data stored in a verification area of the memory cells of the ROM.

REFERENCES:
patent: 4930129 (1990-05-01), Takahira
patent: 5091908 (1992-02-01), Zorian
patent: 5631913 (1997-05-01), Maeda
patent: 5742616 (1998-04-01), Torreiter et al.
patent: 5761128 (1998-06-01), Watanabe
patent: 6330297 (2001-12-01), Kano et al.
patent: 6876591 (2005-04-01), Gappisch et al.
patent: 2004/0193984 (2004-09-01), Soundron
patent: 2006/0090105 (2006-04-01), Woods
“answers.com”, Definition of Semiconductor Memories, found on the internet at http://www.answers.com/topic/semiconductor-memory?cat=technology, on Aug. 30, 2007, p. 1 of 1.

Affiliated with

Also associated with

Rating

Read-only memory and operational control method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Read-only memory and operational control method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Read-only memory and operational control method thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4000527