Raster graphics system having mask control logic

Details Raster graphics system having mask control logic Raster graphics system having mask control logic

1993-06-29

1995-08-22

Powell, Mark R.

G06F 1500

Patent

active

054448450

ABSTRACT:
A raster graphic system is provided having a scan converter for producing pixel data, a pixel cache for storing data sequentially supplied from the scan converter, and a frame buffer. The system includes a mask control logic circuit arranged between the pixel cache and the frame buffer. The mask control logic circuit allows the pixel data stored in the frame buffer to be maintained as is, without reading the pixel data out from the frame buffer when new data is to be written into the frame buffer. The mask control logic circuit includes NOR gates for NORing data of the tile pixels from the pixel cache, in which data is unwritten by the scan converter. The mask control logic circuit further includes OR gates for ORing the outputs of the NOR gates with write enable signal WE#, and for supplying the ORed results as write enable signals WE#0 to WE#1 to the frame buffer.

REFERENCES:
patent: 5233689 (1993-08-01), Rhoden et al.

Affiliated with

Also associated with

Rating

Raster graphics system having mask control logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Raster graphics system having mask control logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Raster graphics system having mask control logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2148347